# MELSEC A/Q series 

## Programmable Logic Controllers

## Programming Manual

|  | Programming Manual for the MELSEC A and Q series and the MELSEC System Q Order-No.: 87431 |  |
| :---: | :---: | :---: |
|  | Revision | Changes / Additions / Correktions |
| A | 09/1998 pdp | Programming manual for the MELSEC A and Q series based on Melsec Medoc plus |
| B | 04/2001 pdp | Ch. 5.1.2: Changed bitmap (ladder diagram in GX IEC Developer) for the <br> ORP instruction <br> Changed bitmap for the LDP instruction <br> Ch. 7.6.3: Note for the usage of the CALL instruction <br> Ch. 7.14: Addition of the RSET_K_MD and RSET_K_P_MD instruction <br> Ch. 7.11.13: Note for the usage of the ASC(P) instruction |
| C | 08/2002 pdp-dk | Additional information for Q00JCPU, Q00CPU and Q01CPU of the System Q.Q25H). New instructions S.TO and FROM for use in a multi-CPU-System. <br> In chapter 9 now the representation format of the instruction in the GXIEC Developer is shown. <br> Additonal special relays and registers for System Q CPUs with function Version B or later. <br> Separate tables for processing times for A series and Q series/System Q. Addition of an example in Ch. 7.6.10, showing the program modification. <br> Corrections: <br> Ch. 6.5.1: $\quad$ Operating errors <br> Ch. 6.5.2: $\quad$ Operating errors <br> Ch. 6.7.3: Additional information for the COM instruction when used in a multi-CPU system <br> Ch. 6.8.9: Time values for n 1 <br> Ch. 7.1.1: Devices MELSEC Q <br> Ch. 7.1.3: Devices MELSEC Q <br> Ch. 7.1.5: Devices MELSEC Q <br> Ch. 7.1.7: Devices MELSEC Q <br> Ch. 7.5.12: Operating errors <br> Ch. 9.5.1: Processing times for the RBMOV and the BMOV instruction |
|  | 09/2004 pdp-dk | New chapter 10: Instructions for Q4ARCPU <br> New chapter 11: Dedicated instructions for intelligent function modules <br> Ch. 2.8: Summary of the instructions for Q4ARCPU <br> Ch. 2.9: Summary of the dedicated instructions <br> New CPU modules Q12PHCPU and Q25PHCPU |

## About this Manual

The texts, illustrations, diagrams, and examples contained in this manual are intended exclusively as support material for the explanation, handling, programming, and operation of the programmable logic controllers of the MELSEC A and Q series and the MELSEC System Q.

If you have any questions concerning the programming and operation of the equipment described in this manual, please contact your relevant sales office or department (refer to back of cover).

Current information and answers to frequently asked questions are also available through the Internet (www.mitsubishi-automation.com)

MITSUBISHI ELECTRIC EUROPE B.V. reserves the right for technical changes and changes to this manual at any time without prior notice.

## Contents

1 Introduction
1.1 Further manuals ..... 1-1
1.2 CPU types ..... 1-2
1.3 Software ..... 1-2
1.4 Finding an instruction ..... 1-3
1.5 PLC parameters ..... 1-3
1.6 Comparison between GX IEC Developer and GX Developer ..... 1-4
2 Instruction Tables
2.1 Subdivision of instructions ..... 2-1
2.2 Overview of instructions ..... 2-4
2.2.1 Description of the overview tables ..... 2-4
2.3 Sequence instructions ..... 2-6
2.3.1 Input instructions ..... 2-6
2.3.2 Connection instructions ..... 2-7
2.3.3 Output instruction ..... 2-8
2.3.4 Shift instructions ..... 2-8
2.3.5 Master control instructions ..... 2-9
2.3.6 Program termination instructions ..... 2-9
2.3.7 Miscellaneous instructions ..... 2-9
2.4 Application instructions, Part 1 ..... 2-10
2.4.1 Comparison operation instructions ..... 2-10
2.4.2 Arithmetic operation instructions ..... 2-15
2.4.3 Data conversion instructions ..... 2-22
2.4.4 Data transfer instructions ..... 2-25
2.4.5 Program branch instructions ..... 2-27
2.4.6 Interrupt program execution control instructions ..... 2-27
2.4.7 Data refresh instructions ..... 2-28
2.4.8 Other convenient instructions ..... 2-29
2.5 Application instructions, Part 2 ..... 2-31
2.5.1 Logical operation instructions ..... 2-31
2.5.2 Rotation instructions ..... 2-35
2.5.3 Shift instructions ..... 2-36
2.5.4 Bit processing instructions ..... 2-37
2.5.5 Data processing instructions ..... 2-38
2.5.6 Structured program instructions ..... 2-41
2.5.7 Data table operation instructions ..... 2-43
2.5.8 Buffer memory access instructions ..... 2-44
2.5.9 Display instructions ..... 2-45
2.5.10 Debugging and failure diagnosis instructions ..... 2-46
2.5.11 Character string processing instructions ..... 2-47
2.5.12 Special function instructions ..... 2-51
2.5.13 Data control instructions ..... 2-54
2.5.14 File register switching instructions ..... 2-55
2.5.15 Clock instructions ..... 2-56
2.5.16 Peripheral device instructions ..... 2-57
2.5.17 Program instructions ..... 2-57
2.5.18 Other instructions ..... 2-58
2.6 Data link instructions ..... 2-60
2.6.1 Network refresh instructions ..... 2-60
2.6.2 Dedicated data link instructions ..... 2-60
2.6.3 A series compatible data link instructions ..... 2-61
2.6.4 Read/Write routing information ..... 2-61
2.7 Instructions for System Q CPUs ..... 2-62
2.7.1 Reading of module informations ..... 2-62
2.7.2 Debugging and failure diagnosis instructions ..... 2-62
2.7.3 Writing to and reading from a file ..... 2-63
2.7.4 Program instructions ..... 2-63
2.7.5 Data transfer instructions ..... 2-64
2.7.6 Instructions for data exchange in a multi-CPU system ..... 2-64
2.8 Dedicated instructions for Q4ARCPU ..... 2-65
2.8.1 Instructions for mode setting ..... 2-65
2.8.2 Data transfer instructions ..... 2-65
2.9 Instructions for special function modules ..... 2-66
2.9.1 Instructions for serial communication modules ..... 2-66
2.9.2 Instructions for PROFIBUS/DP interface modules ..... 2-67
2.9.3 Instructions for ETHERNET interface modules ..... 2-68
2.9.4 Instruction for MELSECNET/10 ..... 2-68
2.9.5 Instructions for CC-Link ..... 2-69
3 Configuration of Instructions
3.1 The structure of an instruction ..... 3-1
3.1.1 Source of data (s) ..... 3-1
3.1.2 Destination of data (d) ..... 3-2
3.1.3 Number ( n ) ..... 3-2
3.2 Notation of instructions ..... 3-3
3.2.1 16/ 32-bit and pulse ..... 3-3
3.2.2 MELSEC and IEC ..... 3-3
3.2.3 Further characteristics of the instruction notation ..... 3-5
3.2.4 Specification of the notation ..... 3-5
3.3 Programming of dedicated instructions ..... 3-6
3.4 Programming of variables ..... 3-7
3.4.1 Programming with the GX IEC Developer ..... 3-7
3.4.2 Programming with the GX Developer ..... 3-8
3.5 Data types ..... 3-9
3.5.1 Processing of data ..... 3-11
3.5.2 Addressing of arrays and registers in the GX IEC Developer ..... 3-19
3.5.3 Usage of character string data (STRING) ..... 3-22
3.6 Index qualification ..... 3-24
3.6.1 Index qualification ..... 3-24
3.6.2 Special characteristics of the System Q and QnA CPUs ..... 3-26
3.6.3 Special characteristics of the AnA, AnAS, and AnU CPUs ..... 3-28
3.7 Indirect Designation (GX Developer only) ..... 3-29
3.8 Operation errors ..... 3-31
3.8.1 Verification of the device range ..... 3-31
3.8.2 Verification of the device data ..... 3-33
3.9 Execution conditions of the instructions ..... 3-34
3.9.1 Execution condition ..... 3-34
3.9.2 EN input and ENO output ..... 3-35
3.10 Number of program steps ..... 3-37
3.10.1 For a System Q and QnA CPU ..... 3-37
3.10.2 For an AnA, AnAS, and AnU CPU ..... 3-38
4 Layout and Structure of the Chapters
4.1 Overview of the instructions ..... 4-2
4.2 The CPU table ..... 4-2
4.3 Devices MELSEC A ..... 4-3
4.4 Devices MELSEC Q ..... 4-4
4.5 Representation format of the instruction ..... 4-4
4.5.1 Representation in the GX IEC Developer ..... 4-4
4.5.2 Representation in the GX Developer ..... 4-5
4.6 Variables ..... 4-5
4.7 Functions ..... 4-6
4.8 Notes ..... 4-6
4.9 Operation Errors ..... 4-6
4.10 Program Examples ..... 4-7
5 Sequence Instructions
5.1 Input Instructions ..... 5-4
5.1.1 LD, LDI, AND, ANI, OR, ORI ..... 5-4
5.1.2 LDP, LDF, ANDP, ANDF, ORP, ORF ..... 5-8
5.2 Connection Instructions ..... 5-11
5.2.1 ANB, ORB ..... 5-11
5.2.2 MPS, MRD, MPP ..... 5-14
5.2.3 INV ..... 5-17
5.2.4 MEP, MEF ..... 5-19
5.2.5 EGP, EGF ..... 5-21
5.3 Output Instructions ..... 5-23
5.3.1 OUT ..... 5-23
5.3.2 OUT T, OUTH T ..... 5-25
5.3.3 OUT C ..... 5-28
5.3.4 OUT F ..... 5-31
5.3.5 SET ..... 5-34
5.3.6 RST ..... 5-36
5.3.7 SET F, RST F ..... 5-39
5.3.8 PLS, PLF ..... 5-42
5.3.9 FF ..... 5-46
5.3.10 CHK ..... 5-48
5.3.11 DELTA, DELTAP ..... 5-50
5.4 Shift Instructions ..... 5-52
5.4.1 SFT, SFTP ..... 5-52
5.5 Master Control Instructions ..... 5-55
5.5.1 MC, MCR ..... 5-55
5.6 Termination Instructions ..... 5-61
5.6.1 FEND ..... 5-61
5.6.2 END ..... 5-64
5.7 Miscellaneous Instructions ..... 5-67
5.7.1 STOP ..... 5-67
5.7.2 NOP ..... 5-70
6 Application Instructions, Part 1
6.1 Comparison Operation Instructions ..... 6-2
6.1.1 $=,\langle>,>,<=,<,>=$ ..... 6-5
6.1.2 $D=, D<>, D>, D<=, D<, D>=$ ..... 6-8
6.1.3 $\mathrm{E}=, \mathrm{E}<>, \mathrm{E}>, \mathrm{E}<=, \mathrm{E}<, \mathrm{E}>=$ ..... 6-11
6.1.4 $\$=, \$<>, \$>, \$<=, \$<, \$>=$ ..... 6-15
6.1.5 BKCMP, BKCMPP ..... 6-20
6.2 Arithmetic Operation Instructions ..... 6-25
6.2.1 +, +P, -, -P ..... 6-28
6.2.2 D+, D+P, D-, D-P ..... 6-32
6.2.3 x, xP, /, /P ..... 6-36
6.2.4 Dx, DxP, D/, D/P ..... 6-40
6.2.5 B+, B+P, B-, B-P ..... 6-43
6.2.6 DB+, DB+P, DB-, DB-P ..... 6-48
6.2.7 Bx, BxP, B/, B/P ..... 6-53
6.2.8 DBx, DBxP, DB/, DB/P ..... 6-56
6.2.9 E+, E+P, E-, E-P ..... 6-60
6.2.10 Ex, ExP, E/, E/P ..... 6-65
6.2.11 BK+, BK+P, BK-, BK-P ..... 6-68
6.2.12 \$+, \$+P ..... 6-72
6.2.13 INC, INCP, DEC, DECP ..... 6-75
6.2.14 DINC, DINCP, DDEC, DDECP ..... 6-78
6.3 Data Conversion Instructions ..... 6-81
6.3.1 BCD, BCDP, DBCD, DBCDP ..... 6-83
6.3.2 BIN, BINP, DBIN, DBINP ..... 6-86
6.3.3 FLT, FLTP, DFLT, DFLTP ..... 6-90
6.3.4 INT, INTP, DINT, DINTP ..... 6-93
6.3.5 DBL, DBLP ..... 6-96
6.3.6 WORD, WORDP ..... 6-98
6.3.7 GRY, GRYP, DGRY, DGRYP ..... 6-100
6.3.8 GBIN, GBINP, DGBIN, DGBINP ..... 6-103
6.3.9 NEG, NEGP, DNEG, DNEGP ..... 6-106
6.3.10 ENEG, ENEGP ..... 6-109
6.3.11 BKBCD, BKBCDP ..... 6-111
6.3.12 BKBIN, BKBINP ..... 6-114
6.4 Data transfer instructions ..... 6-117
6.4.1 ..... 6-117
6.4.2 MOV, MOVP, DMOV, DMOVP ..... 6-118
6.4.3 EMOV, EMOVP ..... 6-121
6.4.4 \$MOV, \$MOVP ..... 6-124
6.4.5 CML, CMLP, DCML, DCMLP ..... 6-127
6.4.6 BMOV, BMOVP ..... 6-132
6.4.7 FMOV, FMOVP ..... 6-135
6.4.8 XCH, XCHP, DXCH, DXCHP ..... 6-138
6.4.9 BXCH, BXCHP ..... 6-141
6.4.10 SWAP, SWAPP ..... 6-144
6.5 Program Branch Instructions ..... 6-147
6.5.1 CJ, SCJ, JMP ..... 6-148
6.5.2 GOEND ..... 6-153
6.6 Program Execution Control Instructions ..... 6-155
6.6.1 ..... 6-155
6.6.2 DI, EI, IMASK ..... 6-156
6.6.3 IRET ..... 6-163
6.7 Link Refresh Instructions ..... 6-165
6.7.1 ..... 6-165
6.7.2 RFS, RFSP ..... 6-166
6.7.3 SEG ..... 6-168
6.7.4 COM ..... 6-172
6.7.5 EI, DI ..... 6-175
6.8 Other convenient Instructions ..... 6-178
6.8.1 ..... 6-178
6.8.2 UDCNT1 ..... 6-179
6.8.3 UDCNT2 ..... 6-182
6.8.4 TTMR ..... 6-185
6.8.5 STMR, STMRH ..... 6-187
6.8.6 ROTC ..... 6-191
6.8.7 RAMP ..... 6-195
6.8.8 SPD ..... 6-197
6.8.9 PLSY ..... 6-199
6.8.10 PWM ..... 6-201
6.8.11 MTR ..... 6-203
7 Application Instructions, Part 2
7.1 Logical operation instructions ..... 7-2
7.1.1 WAND, WANDP, DAND, DANDP ..... 7-4
7.1.2 BKAND, BKANDP ..... 7-11
7.1.3 WOR, WORP, DOR, DORP ..... 7-14
7.1.4 BKOR, BKORP ..... 7-20
7.1.5 WXOR, WXORP, DXOR, DXORP ..... 7-23
7.1.6 BKXOR, BKXORP ..... 7-29
7.1.7 WXNR, WXNRP, DXNR, DXNRP ..... 7-32
7.1.8 BKXNR, BKXNRP ..... 7-39
7.2 Data rotation instructions ..... 7-42
7.2.1 ROR, RORP, RCR, RCRP ..... 7-43
7.2.2 ROL, ROLP, RCL, RCLP ..... 7-46
7.2.3 DROR, DRORP, DRCR, DRCRP ..... 7-49
7.2.4 DROL, DROLP, DRCL, DRCLP ..... 7-52
7.3 Data shift instructions ..... 7-55
7.3.1 SFR, SFRP, SFL, SFLP ..... 7-56
7.3.2 BSFR, BSFRP, BSFL, BSFLP ..... 7-59
7.3.3 DSFR, DSFRP, DSFL, DSFLP ..... 7-62
7.4 Bit processing instructions ..... 7-65
7.4.1 BSET, BSETP, BRST, BRSTP ..... 7-66
7.4.2 TEST, TESTP, DTEST, DTESTP ..... 7-69
7.4.3 BKRST, BKRSTP ..... 7-73
7.5 Data processing instructions ..... 7-76
7.5.1 SER, SERP, DSER , DSERP ..... 7-78
7.5.2 SUM, SUMP, DSUM, DSUMP ..... 7-84
7.5.3 DECO, DECOP ..... 7-87
7.5.4 ENCO, ENCOP ..... 7-89
7.5.5 SEG, SEGP ..... 7-91
7.5.6 DIS, DISP ..... 7-95
7.5.7 UNI, UNIP ..... 7-98
7.5.8 NDIS, NDISP, NUNI, NUNIP ..... 7-101
7.5.9 WTOB, WTOBP, BTOW, BTOWP ..... 7-106
7.5.10 MAX, MAXP, DMAX, DMAXP ..... 7-111
7.5.11 MIN, MINP, DMIN, DMINP ..... 7-114
7.5.12 SORT, SORTP, DSORT, DSORTP ..... 7-117
7.5.13 WSUM, WSUMP ..... 7-121
7.5.14 DWSUM, DWSUMP ..... 7-123
7.6 Structured program instructions ..... 7-125
7.6.1 FOR, NEXT ..... 7-126
7.6.2 BREAK, BREAKP ..... 7-129
7.6.3 CALL, CALLP ..... 7-132
7.6.4 RET ..... 7-135
7.6.5 FCALL, FCALLP ..... 7-137
7.6.6 ECALL, ECALLP ..... 7-141
7.6.7 EFCALL, EFCALLP ..... 7-144
7.6.8 CHG ..... 7-147
7.6.9 SUB, SUBP ..... 7-156
7.6.10 IX, IXEND ..... 7-159
7.6.11 IXDEV, IXSET ..... 7-164
7.7 Data table operation instructions ..... 7-167
7.7.1 FIFW, FIFWP ..... 7-168
7.7.2 FIFR, FIFRP ..... 7-172
7.7.3 FPOP, FPOPP ..... 7-176
7.7.4 FDEL, FDELP, FINS, FINSP ..... 7-180
7.8 Buffer Memory Access Instructions ..... 7-185
7.8.1 FROM, DFRO ..... 7-186
7.8.2 TO, DTO, DTO, DTOP ..... 7-190
7.9 Display Instructions ..... 7-194
7.9.1 ..... 7-194
7.9.2 PR ..... 7-196
7.9.3 PRC ..... 7-201
7.9.4 LED ..... 7-205
7.9.5 LEDC ..... 7-208
7.9.6 LEDA, LEDB ..... 7-211
7.9.7 LEDR ..... 7-213
7.10 Failure diagnosis and debugging ..... 7-217
7.10.1 CHKST, CHK (Q series and System Q only) ..... 7-218
7.10.2 CHK (A series only) ..... 7-226
7.10.3 CHKCIR, CHKEND ..... 7-234
7.10.4 SLT, SLTR ..... 7-239
7.10.5 STRA, STRAR ..... 7-241
7.10.6 PTRA, PTRAR, PTRAEXE, PTRAEXEP ..... 7-243
7.11 Character string processing instructions ..... 7-245
7.11.1 BINDA, BINDAP, DBINDA, DBINDAP ..... 7-248
7.11.2 BINHA, BINHAP, DBINHA, DBINHAP ..... 7-253
7.11.3 BCDDA, BCDDAP, DBCDDA, DBCDDAP ..... 7-258
7.11.4 DABIN, DABINP, DDABIN, DDABINP ..... 7-263
7.11.5 HABIN, HABINP, DHABIN, DHABINP ..... 7-268
7.11.6 DABCD, DABCDP, DDABCD, DDABCDP ..... 7-272
7.11.7 COMRD, COMRDP ..... 7-277
7.11.8 LEN, LENP ..... 7-281
7.11.9 STR, STRP, DSTR, DSTRP ..... 7-284
7.11.10 VAL, VALP, DVAL, DVALP ..... 7-292
7.11.11 ESTR, ESTRP ..... 7-298
7.11.12 EVAL, EVALP ..... 7-307
7.11.13 ASC, ASCP (Q series and System Q) ..... 7-313
7.11.14 ASC (A series) ..... 7-316
7.11.15 HEX, HEXP ..... 7-318
7.11.16 RIGHT, RIGHTP, LEFT, LEFTP ..... 7-322
7.11.17 MIDR, MIDRP, MIDW, MIDWP ..... 7-326
7.11.18 INSTR, INSTRP ..... 7-332
7.11.19 EMOD, EMODP ..... 7-336
7.11.20 EREXP, EREXPP ..... 7-339
7.12 Special functions ..... 7-342
7.12.1 SIN, SINP ..... 7-344
7.12.2 COS, COSP ..... 7-347
7.12.3 TAN, TANP ..... 7-350
7.12.4 ASIN, ASINP ..... 7-353
7.12.5 ACOS, ACOSP ..... 7-356
7.12.6 ATAN, ATANP ..... 7-359
7.12.7 RAD, RADP ..... 7-362
7.12.8 DEG, DEGP ..... 7-365
7.12.9 SQR, SQRP ..... 7-368
7.12.10 EXP, EXPP ..... 7-371
7.12.11 LOG, LOGP ..... 7-374
7.12.12 RND, RNDP, SRND, SRNDP ..... 7-377
7.12.13 BSQR, BSQRP, BDSQR, BDSQRP ..... 7-379
7.12.14 BSIN, BSINP ..... 7-383
7.12.15 BCOS, BCOSP ..... 7-386
7.12.16 BTAN, BTANP ..... 7-389
7.12.17 BASIN, BASINP ..... 7-392
7.12.18 BACOS, BACOSP ..... 7-395
7.12.19 BATAN, BATANP ..... 7-398
7.13 Data control instructions ..... 7-401
7.13.1 LIMIT, LIMITP, DLIMIT, DLIMITP ..... 7-402
7.13.2 BAND, BANDP, DBAND, DBANDP ..... 7-406
7.13.3 ZONE, ZONEP, DZONE, DZONEP ..... 7-410
7.14 File register switching instructions ..... 7-414
7.14.1 RSET, RSETP ..... 7-415
7.14.2 QDRSET, QDRSETP ..... 7-418
7.14.3 QCDSET, QCDSETP ..... 7-421
7.15 Clock instructions ..... 7-424
7.15.1 DATERD, DATERDP ..... 7-425
7.15.2 DATEWR, DATEWRP ..... 7-429
7.15.3 DATE+, DATE+P ..... 7-433
7.15.4 DATE-, DATE-P ..... 7-438
7.15.5 SECOND, SECONDP, HOUR, HOURP ..... 7-443
7.16 Peripheral device instructions ..... 7-449
7.16.1 MSG ..... 7-450
7.16.2 PKEY ..... 7-453
7.17 Program control instructions ..... 7-456
7.17.1 PSTOP, PSTOPP ..... 7-457
7.17.2 POFF, POFFP ..... 7-459
7.17.3 PSCAN, PSCANP ..... 7-461
7.17.4 PLOW, PLOWP ..... 7-463
7.18 Other convenient instructions ..... 7-465
7.18.1 WDT, WDTP ..... 7-466
7.18.2 STC, CLC ..... 7-468
7.18.3 DUTY ..... 7-470
7.18.4 ZRRDB, ZRRDBP ..... 7-473
7.18.5 ZRWRB, ZRWRBP ..... 7-477
7.18.6 ADRESET, ADRSETP ..... 7-481
7.18.7 KEY ..... 7-482
7.18.8 ZPUSH, ZPUSHP, ZPOP, ZPOPP ..... 7-488
7.18.9 EROMWR, EROMWRP ..... 7-491
8 Data Link Instructions
8.1 Fundamentals ..... 8-1
8.2 Categories of instructions ..... 8-1
8.3 Data read/write ranges ..... 8-3
8.3.1 MELSECNET/10 ..... 8-3
8.3.2 MELSECNET ..... 8-4
8.4 Dedicated data link instructions ..... 8-4
8.4.1 Simultaneous execution ..... 8-4
8.4.2 Transmission completion ..... 8-4
8.5 Data refresh instructions ..... 8-6
8.5.1 ZCOM ..... 8-7
8.6 Dedicated data link instructions for the QnA series ..... 8-11
8.6.1 READ ..... 8-12
8.6.2 SREAD ..... 8-17
8.6.3 WRITE ..... 8-23
8.6.4 SWRITE ..... 8-30
8.6.5 SEND ..... 8-37
8.6.6 RECV ..... 8-45
8.6.7 REQ ..... 8-50
8.6.8 ZNFR ..... 8-60
8.6.9 ZNTO ..... 8-66
8.7 A series compatible data link instructions ..... 8-72
8.7.1 ZNRD ..... 8-73
8.7.2 ZNWR ..... 8-77
8.7.3 LRDP ..... 8-81
8.7.4 LWTP ..... 8-85
8.7.5 RFRP ..... 8-89
8.7.6 RTOP ..... 8-95
8.8 Reading and writing routing information ..... 8-101
8.8.1 RTREAD ..... 8-102
8.8.2 RTWRITE ..... 8-104
9 Instructions for System Q CPUs
9.1 Reading Module Information ..... 9-2
9.1.1 UNIRD, UNIRDP ..... 9-2
9.2 Debugging and failure diagnosis instructions ..... 9-7
9.2.1 TRACE, TRACER ..... 9-7
9.3 Writing to and reading from files ..... 9-9
9.3.1 FWRITE ..... 9-9
9.3.2 FREAD ..... 9-20
9.4 Program instructions ..... 9-33
9.4.1 PLOADP ..... 9-33
9.4.2 PUNLOADP ..... 9-36
9.4.3 PSWAPP ..... 9-38
9.5 Data transfer insructions ..... 9-41
9.5.1 RBMOV, RBMOVP ..... 9-41
9.6 Instructions for use in a Multi-CPU System ..... 9-46
9.6.1 S.TO, SP.TO ..... 9-46
9.6.2 FROM, FROMP ..... 9-49
10 Instructions for Q4ARCPU
10.1 Mode setting instructions ..... 10-2
10.1.1 STMODE ..... 10-2
10.1.2 CGMODE ..... 10-4
10.2 Instructions for data transfer ..... 10-6
10.2.1 TRUCK ..... 10-6
10.2.2 SPREF ..... 10-11
11 Instructions for Special Function Modules
11.1 Instructions for Serial Communication Modules ..... 11-2
11.1.1 BUFRCVS ..... 11-3
11.1.2 GETE, GETEP ..... 11-6
11.1.3 PUTE, PUTEP ..... 11-11
11.1.4 PRR, PRRP ..... 11-18
11.2 Instructions for PROFIBUS/DP interface modules ..... 11-26
11.2.1 BBLKRD, BBLKRDP ..... 11-27
11.2.2 BBLKWR, BBLKWRP ..... 11-30
11.3 Instructions for ETHERNET interface modules ..... 11-33
11.3.1 BUFRCV ..... 11-34
11.3.2 BUFRCVS ..... 11-39
11.3.3 BUFSND ..... 11-42
11.3.4 OPEN ..... 11-47
11.3.5 CLOSE ..... 11-56
11.3.6 ERRCLR ..... 11-61
11.3.7 ERRRD ..... 11-67
11.3.8 UINI ..... 11-72
11.4 Instructions for MELSECNET/10 ..... 11-78
11.4.1 PAIRSET ..... 11-79
11.5 Instructions for CC-Link ..... 11-82
11.5.1 RLPA (A series) ..... 11-83
11.5.2 RLPASET (System Q) ..... 11-89
11.5.3 RRPA (A series) ..... 11-101
11.5.4 RIRD (A series) ..... 11-108
11.5.5 RIRD (QnA series and System Q) ..... 11-114
11.5.6 RIWT (A series) ..... 11-122
11.5.7 RIWT (QnA series and System Q) ..... 11-128
11.5.8 RIRCV (A series) ..... 11-136
11.5.9 RIRCV (QnA series and System Q) ..... 11-142
11.5.10 RISEND (A series) ..... 11-148
11.5.11 RISEND (QnA series and System Q) ..... 11-154
11.5.12 RITO (A series) ..... 11-160
11.5.13 RITO (QnA series and System Q) ..... 11-164
11.5.14 RIFR (A series) ..... 11-168
11.5.15 RIFR (QnA series and System Q) ..... 11-172
12 Microcomputer Mode (AnN(S))
12.1 Storage capacities and memory areas ..... 12-1
12.2 Applying user-created microcomputer programs ..... 12-2
12.2.1 Memory map ..... 12-3
12.2.2 Address configuration of the data storage area ..... 12-3
12.2.3 Configuration of data memory area ..... 12-4
13 Error Codes
13.1 Table of error codes; Q00J, Q00 and Q01CPU ..... 13-2
13.2 Table of Error Codes; QnA CPUs and System Q ..... 13-12
13.3 Table of error codes; A series (except AnA and AnAS) ..... 13-39
13.4 Table of error codes; AnA and AnAS CPUs ..... 13-43
A Appendix A
A. 1 Definition of the Processing Times ..... A-1
A. 2 Processing times ..... A-2
A.2.1 Table of Processing Times (QnA series and System Q) ..... A-3
A.2.2 Processing times of the A series CPUs ..... A-23
A. 3 Comparison of the CPUs ..... A-32
A.3.1 Available devices ..... A-32
A.3.2 I/O control modes ..... A-34
A.3.3 Data types ..... A-34
A.3.4 Timer-Vergleich ..... A-35
A.3.5 Comparision of counters ..... A-38
A.3.6 Comparison of display instructions ..... A-39
A.3.7 $Q$ series and System $Q$ instructions equivalent to $A$ series instructions ..... A-40
A.3.8 Comparision between QnA/Q2AS CPU and MELSEC System Q CPU ..... A-41
A. 4 Overview of special relays ..... A-43
A.4.1 Table of diagnostic special relays (Q series and System Q) ..... A-43
A.4.2 Table of special relays (M) (A series) ..... A-64
A.4.3 Table of link relays (A series only) ..... A-70
A. 5 Table of Special Registers ..... A-73
A.5.1 Table of special registers ( $Q$ series and System Q) ..... A-73
A.5.2 Table of special registers (D) (A series only) ..... A-110
A.5.3 Table of link registers (A series only) ..... A-120

## Index

## 1 Introduction

This manual describes the programming and processing of the sequence and application instructions that are provided by the CPUs of the MELSEC A and Q series.

### 1.1 Further manuals

QCPU/QnACPU Programming Manual (PID Instructions)

- Description of the PID control instructions

QnPHCPU Programming Manual (Process Control Instructions)

- Description of the PID control instructions

Programming Manual (AD57/58)

- Description of specific instructions for the special function modules AD57/58

QCPU/QnACPU Programming Manual (SFC)

- Description of the instructions for sequential function charts

GX Developer Operation Manuals

- Fundamentals of programming in GX Developer

GX IEC Developer Beginner's Manual

- Fundamentals of programming in GX IEC Developer

GX IEC Developer Reference Manual

- Detailed description of programming in GX IEC Developer
- Description of the IEC instructions (IEC standard library)

NOTE $\quad$ All manuals are listed in our current PLC price list. You can also download all manuals as PDF from the MITSUBISHI ELETRIC homepage (www.mitsubishi-automation.com).

### 1.2 CPU types

The functions described in this manual can be transferred to all CPU types by the current versions of the GX Developer and the GX IEC Developer provided that the according CPU supports the instructions.
The different PLC types with their specific CPU are listed below in detail:

| PLC Type |  | CPU Type |
| :---: | :---: | :---: |
| A Series | AnA/AnU | $\begin{aligned} & \text { A2A, A2A-S1, A2U, A2U-S1, } \\ & \text { A3A, A3U } \end{aligned}$ |
|  | AnAS/AnUS | A2AS, A2AS-S1, A2AS-S30, A2AS-S60, A2US, A2US-S1 |
|  | AnN | A1, A2, A2C A3M, A3N |
|  | AnS | A1S, A1S-S1, A2S, A2S-S1 |
| Q Series | QnA | $\begin{aligned} & \text { Q2A/Q2AS, Q2A-S1/Q2AS-S } \\ & \text { Q3A } \\ & \text { Q4A, Q4AR } \end{aligned}$ |
| System Q | (single processor types) | Q00J |
|  | $\begin{aligned} & \mathrm{Q} \\ & \text { (multi processor } \\ & \text { types) } \end{aligned}$ | Q00, Q01 (restricted use in a multi-CPU System) <br> Q02, Q02H, Q06H, Q12H, Q12PH, Q25H, Q25PH <br> PC-CPU-Module: PPC-CPU686(MS)-64 <br> PPC-CPU686(MS)-128 <br> Up to 4 multi processor type PLC CPUs can be used in a multi-CPU system, thus sharing control and communication tasks. |

If, e.g. in tables, $A$ and $Q$ is mentioned, all CPU types of the A series and the $Q$ series/ System $Q$ are included. Exceptions are marked separately.

### 1.3 Software

All the described instructions, with few exceptions, can be applied with the available software packages:

- GX Developer
- GX IEC Developer

The program examples contained in this manual were created with the GX IEC Developer. The representation of the MELSEC Instruction List (IL) generally corresponds to that of the GX Developer.
All the instructions described in this manual are included within the standard library of the GX IEC Developer.
Corresponding to the selected CPU only those instructions are available within the GX IEC Developer dialog box that can actually be processed by the CPU.

### 1.4 Finding an instruction

## Advanced

If you are already familiar with the programming of instructions for the MELSEC A and Q series as well as the System Q, look up the instruction chapters 5 through 9. The header line contains the name of the instruction as it is applied within GX Developer and the MELSEC editor of the GX IEC Developer.

## Beginners

If you are not really familiar with the handling of the instructions, proceed as follows:

- Read through chapter 3 regarding the differing representation of instructions within the MELSEC and the IEC editor.
- Read through chapter 4 regarding the consistent layout and structure of each description of instruction.
- Use
- the tabular overview of instruction categories with brief descriptions in chapter 2
- the index containing the entire instructions

NOTE $\quad$ All the instructions contained in this manual are also included within the online help of the GX IEC Developer as detailed as here.

### 1.5 PLC parameters

Via parameters several functions, device ranges, etc. are set up. For the programming of the functions described in this manual, the parameter settings can remain preset or customised to the user's needs. Refer to the according hardware manuals of the CPUs and programming manuals for detailed descriptions of the PLC parameter settings.

Example: GX IEC Developer


Example: GX Developer, GX IEC Developer 6.0


### 1.6 Comparison between GX IEC Developer and GX Developer

The most important features of the GX IEC Developer and the GX Developer are listed in the following table:

| GX IEC Developer | GX Developer |
| :--- | :--- |
| Structured use | Simple to use |
| Programming in comply with IEC 1131 | - |
| Editiors: Instruction List, Ladder Diagram, <br> Structured Text, SFC, FUB | Editiors: Instruction List, Ladder Diagram, <br> SFC |
| Functions und Funktion Blocks | Funktion Blocks (V 7.0 or later) |
| Program modifications in online mode | Program modifications in online mode <br> Program change in online mode |
| Diagnostic functions for the PLC | Diagnostic functions for the PLC |
| Diagnostic functions for network systems | Diagnostic functions for network systems |

## 2 Instruction Tables

### 2.1 Subdivision of instructions

The instructions are subdivided into four major categories:

- Sequence instructions
- Application instructions, Part 1
- Application instructions, Part 2
- Data link instructions

The categories of instructions are described more detailed in the following table:

| Category of Instruction |  | Description | Reference |
| :---: | :---: | :---: | :---: |
| Sequence instructions | Input instruction | Operation start, series and parallel connection of contacts. | Ch. 5.1 |
|  | Connection instruction | Series and parallel block connection, storage and processing of operation results, inversion of operation results, conversion of operation results into pulses, setting of edge relays. | Ch. 5.2 |
|  | Output instruction | Bit devices, counter and timer contacts, output, setting, and resetting of annunciators, setting and resetting of devices, leading edge and trailing edge output, bit device output inversion, generating pulses. | Ch. 5.3 |
|  | Shift instruction | Shifting bit devices. | Ch. 5.4 |
|  | Master control instruction | Setting and resetting single parts of a program. | Ch. 5.5 |
|  | Termination instruction | End of a part of program, end of sequence and routine programs. | Ch. 5.6 |
|  | Miscellaneous instructions | Sequence program stop, no operation. | Ch. 5.7 |
| Application instructions Part 1 | Comparison operation instruction | Compares data to data (e.g. $=,>, \geq$ ) | Ch. 6.1 |
|  | Arithmetic operation instruction | Adds, subtracts, multiplies, divides, increments, and decrements BIN and BCD data, floating point data, and BIN block data, links character strings | Ch. 6.2 |
|  | Data conversion instruction | Converts data types, e.g. $\mathrm{BCD} \rightarrow \mathrm{BIN}, \mathrm{BIN} \rightarrow \mathrm{BCD}$ | Ch. 6.3 |
|  | Data transfer instruction | Transmits designated data | Ch. 6.4 |
|  | Program branch instruction | Program jump commands | Ch. 6.5 |
|  | Program execution control instruction | Enables and disables program interrupts | Ch. 6.6 |
|  | Refresh instruction | Refreshes bit devices, links, and I/O interfaces | Abs 6.7 |
|  | Other convenient instructions | Count 1- or 2-phase input up or down, teaching timer, special function timer, rotary table near path rotation control, ramp signal, pulse density measurement, fixed cycle pulse output, pulse width modulation, matrix input | Ch. 6.8 |


| Category of Instruction |  | Description | Reference |
| :---: | :---: | :---: | :---: |
| Application instructions Part 2 | Logical operation instructions | Logical AND / OR, logical exclusive OR / exclusive NOR | Ch. 7.1 |
|  | Rotation instructions | 16-bit and 32-bit data right / left rotation | Ch. 7.2 |
|  | Shift instructions | Shift data by bit or word | Ch. 7.3 |
|  | Bit processing instructions | Set, reset, and test bits | Ch. 7.4 |
|  | Data processing instructions | Search, encode, and decode data at specified devices Disunite and unite data | Ch. 7.5 |
|  | Structured program instructions | Repeated operation, subroutine program calls, subroutine calls between program files, switching between main and subprogram parts, micro computer program calls, index qualification of entire ladders, store index qualification values in data tables | Ch. 7.6 |
|  | Data table operation instructions | Write to and read data from a data table, delete and insert data blocks in a data table | Ch. 7.7 |
|  | Buffer memory access instructions | Buffer memory access of special function modules or remote modules | Ch. 7.8 |
|  | Display instructions | Output ASCII characters to the outputs of a module or to an LED display | Ch. 7.9 |
|  | Debugging and failure diagnosis instructions | Failure checks, setting and resetting status latch, sampling trace, program trace | Ch. 7.10 |
|  | Character string processing instructions | Character string (ASCII code) processing | Ch. 7.11 |
|  | Special function instructions | Trigonometrical functions, square root and exponential calculation with BCD data and floating point data | Ch. 7.12 |
|  | Data control instructions | Upper and lower limit control and storage of checked data | Ch. 7.13 |
|  | File register switching instructions | Switching between file register blocks and files | Ch. 7.14 |
|  | Clock instructions | Writing and reading clock data | Ch. 7.15 |
|  | Peripheral device instructions | Message output and key input on peripheral units | Ch. 7.16 |
|  | Program instructions | Select different program execution modes | Ch. 7.17 |
|  | Other instructions | Reset watchdog timer (WDT), set and reset carry, pulse generation, direct read from indirect access file registers, numerical key input from keyboard, batch save or recovery of index registers, write to EEPROM file registers | Ch. 7.18 |
| Data link instructions | Network refresh instructions | Instructions for data refresh operations in network modules. | Ch. 8.5 |
|  | Dedicated data link instructions | Read and write data from and to object stations in object networks, Send data to network modules in object stations in object networks, Read data sent via SEND instruction, Data requests to different stations (write/ read operations with clock data, RUN/STOP operations),Read and write data from and to special function modules in remote I/O stations. | Ch. 8.6 |
|  | A series compautible data link instructions | Read and write data from and to object stations in different networks, Read and write data from and to local stations (at master stations only), Read and write data from and to special function modules in remote I/O stations. | Ch. 8.7 |
|  | Read/Write routing information | Read and write routing parameters (network number and station number of relay station, station number of routing station). | Ch. 8.8 |


| Category of Instruction |  | Description | Reference |
| :---: | :---: | :---: | :---: |
| Instructions for a CPU of the System Q | Reading module information | Reads module information from the designated head I/O number | Ch. 9.1 |
|  | Trace set/Trace reset | Stores trace data in the trace file in a memory card | Ch. 9.2 |
|  | Writing to and reading from files | Writes data to the designated file. Reads data from the designated file | Ch. 9.3 |
|  | Programm instructions | Load, unload, load + unload program from memory card | Ch. 9.4 |
|  | Data transfer | High-speed block transfer of file register | Ch. 9.5 |
|  | Data excange in a multi-CPU system | Writing to the CPU shared memory <br> Reading from the CPU shared memory of another CPU | Ch. 9.6 |
| Instructions for a Q4ARCPU | Mode settings | Operation mode setting for CPU start up and for switching from the control system to the standby system | Ch. 10.1 |
|  | Data transfer | Transfer of data from the control system CPU to the CPU of the standby system <br> Batch transfer of data to and from the buffer memory of special function modules | Ch. 10.2 |

### 2.2 Overview of instructions

### 2.2.1 Description of the overview tables

The following sections 2.3 through 2.6 include an overview of all instructions described in this manual.

In the following the layout of the overview table is described in detail:


Explanation of the different columns:
(1) Category of instruction
(2) Specification of instruction name ("command") for the programming

The instruction names are represented in MELSEC notation (refer to section 3.2 for explanation of the notation).
In general, 16-bit instructions are represented. All 32-bit instructions are indicated by a leading "D".
Example:- 16-bit instruction: +

- 32-bit instruction: D+

Pulse instructions, i.e. instructions that are only executed at leading edge of a signal are indicated by an appended "P".
Example:- Execution when ON: +

- Execution at leading edge: +P


Instructions, processing character strings are indicated by a leading "\$"
Example:- standard instructions: +

- character string instruction:+P
(3) Specification of variables

Here, the variables to be used are specified. The data source is represented by an " s ", the data destination is represented by a "d".
Example: $s=$ if there is only one data source
$\mathrm{s} 1, \mathrm{~s} 2=$ if there are several data sources
$s+0, s+1,(s 1)+0,(s 1)+1=$ for 32-bit instructions
e.g. s1 = data register D0, (s1)+1 = data register D1
$s+0, s+1, s+2, s+3=4$ successive devices, e.g. for an array
(4) Meaning and processing of the entire control instruction

|  |  |
| :---: | :---: |
|  | upper 16 bits ${ }^{\text {a }}$ lower 16 bits |

(5) Indication of the execution condition according to the following table

| Symbol | Execution condition |
| :---: | :--- |
| no indication | The instruction is executed continuously and independent from the prior execution <br> condition. If the precondition is not set, the instruction is not executed. |
| The instruction is executed as long as the precondition is ON. If the precondition is |  |
| OFF, the instruction is not executed and no processing is conducted. |  |

$(6+7)$ Indication of the number of program steps
Indicated is the number of steps that are required for the entire execution of the instruction. A distinction is drawn between the MELSEC A and Q series/System Q. Refer to section 3.9 for details.
(8) Indication of the reference chapter

Indicates the chapter and section of this manual where the instruction is described in detail.

### 2.3 Sequence instructions

### 2.3.1 Input instructions

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Q | A |  |
| Input instruction | LD |  | Operation start (Load (normally open contact)) |  | $\stackrel{*}{*}$ | 1 | 5.1.1 |
|  | LDI |  | Operation start (Load (normally closed contact)) |  |  |  |  |
|  | AND |  | Series connection (of NO contacts) |  |  |  |  |
|  | ANI |  | Series connection (of NC contacts) |  |  |  |  |
|  | OR |  | Parallel connection (of NO contacts) |  |  |  |  |
|  | ORI |  | Parallel connection (of NC contacts) |  |  |  |  |
|  | LDP |  | Pulse operation start (leading edge) |  | $1$ | 2 | 5.1.2 |
|  | LDF |  | Pulse operation start (trailing edge) |  |  |  |  |
|  | ANDP | S | Pulse series connection (leading edge) |  |  |  |  |
|  | ANDF | S | Pulse series connection (trailing edge) |  |  |  |  |
|  | ORP | s | Pulse parallel connection (leading edge) |  |  |  |  |
|  | ORF | s | Pulse parallel connection (trailing edge) |  |  |  |  |

*: The number of program steps depends on the devices used.

- For the use of internal devices or file registers (R0 through R32767) : 1
- For the use of a direct access input (DX) :2
- For the use of other devices : 3

NOTE: The number of program steps can double if file registers $2 R$ on a memory card are used.

### 2.3.2 Connection instructions

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Q | A |  |
| Connection instruction | ANB | - | Block series connection (Ladder block series connection) |  | 1 | 1 | 5.2.1 |
|  | ORB |  | Block parallel connection (Ladder block parallel connection) |  |  |  |  |
|  | MPS | - | Operation result processing (Store operation result (memory push)) |  | 1 | 1 | 5.2.2 |
|  | MRD |  | Operation result processing (Read operation result (memory read)) |  |  |  |  |
|  | MPP |  | Operation result processing (Read and clear operation result (memory pop)) |  |  |  |  |
|  | INV | - | Operation result inversion (Inversion instruction) |  | 1 |  | 5.2.3 |
|  | MEP | - | Operation result into pulse conversion (Pulse generation at leading edge of operation result) |  | 1 |  | 5.2.4 |
|  | MEF |  | Operation result into pulse conversion (Pulse generation at trailing edge of operation result) |  |  |  |  |
|  | EGP | d | Setting of edge relays (Setting an edge relay with leading edge of an operation result) |  | 1 |  | 5.2.5 |
|  | EGF |  | Setting of edge relays (Setting an edge relay with trailing edge of an operation result) |  |  |  |  |

### 2.3.3 Output instruction

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Q | A |  |
| Output instruction | OUT | d | Setting instructions for outputs |  | * | * | 5.3.1 |
|  | SET | d | Setting of devices |  | 1 |  | 5.3.5 |
|  | RST | d | Resetting devices |  | 2 | * | 5.3.6 |
|  | PLS | d | Output at leading edge |  | 2 |  | 5.3.8 |
|  | PLF |  | Output at trailing edge |  |  |  |  |
|  | FF | S | Inversion of bit output device | - | 2 |  | 5.3.9 |
|  | DELTA | d | Generating pulses at direct access outputs |  | 2 |  | 5.3.11 |
|  | DELTAP |  |  | 4 |  |  |  |

*: The number of program steps depends on the devices used.
Refer to the reference chapter for the accurate number of steps.
**: This $\uparrow$ execution condition is only applied, if the annunciator $(F)$ is used.

### 2.3.4 Shift instructions

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Q | A |  |
| Verschiebeanweisungen | SFT | d | Shifting bit devices |  | 2 | * | 5.4.1 |
|  | SFTP |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |

[^0]
### 2.3.5 Master control instructions

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Q | A |  |
| Master control instruction | MC | $\mathrm{n}, \mathrm{d}$ | Activating indicated program parts |  | 2 | $3 / 5$ | 5.5.1 |
|  | MCR | n | Deactivating indicated program parts |  | 1 |  |  |

*: The according number of steps is 5 for all MC instructions and 3 for the MCR instruction.
Refer to chapter 3.9.2 "For an AnA, AnAS, and AnU CPU" for the according number of steps.

### 2.3.6 Program termination instructions

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Q | A |  |
| Termination instruction | FEND | - | End of program branches |  | 1 |  | 5.6.1 |
|  | END |  | End of sequence program |  |  |  | 5.6.2 |

### 2.3.7 Miscellaneous instructions

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Q | A |  |
| Sonstige Anweisungen | STOP | - | Stop instruction |  | 1 |  | 5.7.1 |
|  | NOP | - | No operation program step |  |  |  | 5.7.2 |

### 2.4 Application instructions, Part 1

### 2.4.1 Comparison operation instructions

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Q | A |  |
| BIN 16-bit data comparison | LD= | s1, s2 | Sets the output, if s1 = s2 |  | 3 | $5 / 7$ | 6.1.1 |
|  | AND $=$ |  |  |  |  |  |  |
|  | $\mathrm{OR}=$ |  |  |  |  |  |  |
|  | LD<> | s1, s2 | Sets the output, if $\mathrm{s} 1 \neq \mathrm{s} 2$ |  | 3 | $5 / 7$ | 6.1.1 |
|  | AND<> |  |  |  |  |  |  |
|  | OR<> |  |  |  |  |  |  |
|  | LD> | s1, s2 | Sets the output, if s1>s2 |  | 3 | $5 / 7$ | 6.1.1 |
|  | AND> |  |  |  |  |  |  |
|  | OR> |  |  |  |  |  |  |
|  | LD<= | s1, s2 | Sets the output, if s1 <= s2 |  | 3 | $5 / 7$ | 6.1.1 |
|  | AND<= |  |  |  |  |  |  |
|  | $\mathrm{OR}<=$ |  |  |  |  |  |  |
|  | LD< | s1, s2 | Sets the output, if$s 1<s 2$ |  | 3 | $5 / 7$ | 6.1.1 |
|  | AND< |  |  |  |  |  |  |
|  | $\mathrm{OR}<$ |  |  |  |  |  |  |
|  | LD>= | s1, s2 | Sets the output, if$s 1>=s 2$ |  | 3 | $5 / 7$ | 6.1.1 |
|  | AND>= |  |  |  |  |  |  |
|  | $\mathrm{OR}>=$ |  |  |  |  |  |  |

*: The number of program steps depends on the devices used.
Refer to the reference chapter for the accurate number of steps.

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Q | A |  |
| BIN 32-bit data comparison | LDD= | s1, s2 | Sets the output, if s1 = s2 |  | * | $11$ | 6.1.2 |
|  | ANDD= |  |  |  |  |  |  |
|  | ORD= |  |  |  |  |  |  |
|  | LDD<> | s1, s2 | Sets the output, if $\mathrm{s} 1 \neq \mathrm{s} 2$ |  | * | $11$ | 6.1.2 |
|  | ANDD<> |  |  |  |  |  |  |
|  | ORD<> |  |  |  |  |  |  |
|  | LDD> | s1, s2 | Sets the output, if s1 > s2 |  | * 3 | $11$ | 6.1 .2 |
|  | ANDD> |  |  |  |  |  |  |
|  | ORD> |  |  |  |  |  |  |
|  | LDD<= | s1, s2 | Sets the output, if s1 <= s2 |  | * 3 | $11$ | 6.1 .2 |
|  | ANDD<= |  |  |  |  |  |  |
|  | $\mathrm{ORD}<=$ |  |  |  |  |  |  |
|  | LDD< | s1, s2 | Sets the output, if s1 < s2 |  | * 3 | $11$ | 6.1 .2 |
|  | ANDD< |  |  |  |  |  |  |
|  | ORD< |  |  |  |  |  |  |
|  | LDD>= | s1, s2 | Sets the output, if s1 >= s2 |  | * 3 | $11$ | 6.1.2 |
|  | ANDD>= |  |  |  |  |  |  |
|  | ORD>= |  |  |  |  |  |  |

*: The number of program steps depends on the devices used and the type of CPU.

- If a QnA CPU or a single processor CPU of the System Q is used: 3
- If a System Q multi processor CPU is used with internal word devices (except for file register ZR): 5 constants: 5
Bit Devices, whose device numbers are multiplies of 16, whose digit designation is K8, and which use no index qualification: 5
- If a System Q multi processor CPU is used with devices other than above mentioned: 5

The processing speed is faster with a System Q CPU althought the number of steps is increased.
**: The number of program steps depends on the devices used.
Refer to the reference chapter for the accurate number of steps.

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Q | A |  |
| Floating point data comparison | LDE= | s1, s2 | Sets the output, if $\mathrm{s} 1=\mathrm{s} 2$ |  | 3 |  | 6.1.3 |
|  | ANDE= |  |  |  |  |  |  |
|  | ORE= |  |  |  |  |  |  |
|  | LDE<> | s1, s2 | Sets the output, if $\mathrm{s} 1 \neq \mathrm{s} 2$ |  | 3 |  | 6.1.3 |
|  | ANDE<> |  |  |  |  |  |  |
|  | ORE<> |  |  |  |  |  |  |
|  | LDE> | s1, s2 | Sets the output, if $\mathrm{s} 1>\mathrm{s} 2$ |  | 3 |  | 6.1.3 |
|  | ANDE> |  |  |  |  |  |  |
|  | ORE> |  |  |  |  |  |  |
|  | LDE<= | s1, s2 | Sets the output, if$s 1<=s 2$ |  | 3 |  | 6.1.3 |
|  | ANDE<= |  |  |  |  |  |  |
|  | ORE<= |  |  |  |  |  |  |
|  | LDE< | s1, s2 | Sets the output, if $\mathrm{s} 1<\mathrm{s} 2$ |  | 3 |  | 6.1.3 |
|  | ANDE< |  |  |  |  |  |  |
|  | ORE< |  |  |  |  |  |  |
|  | LDE>= | s1, s2 | Sets the output, if s1 >= s2 |  | 3 |  | 6.1.3 |
|  | ANDE>= |  |  |  |  |  |  |
|  | ORE>= |  |  |  |  |  |  |


| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Q | A |  |
| Character string data comparison | LD\$= | s1, s2 | * Compares the character strings in s1 and s2 character by character. Sets the output, if s1 = s2 |  | 3 |  | 6.1.4 |
|  | AND\$= |  |  |  |  |  |  |
|  | OR\$= |  |  |  |  |  |  |
|  | LD\$<> | s1, s2 | * Compares the character strings in s1 and s2 character by character. Sets the output, if $\mathrm{s} 1 \neq \mathrm{s} 2$ |  | 3 |  | 6.1.4 |
|  | AND\$<> |  |  |  |  |  |  |
|  | OR\$<> |  |  |  |  |  |  |
|  | LD\$> | s1, s2 | * Compares the character strings in s1 and s2 character by character. Sets the output, if s1>s2 |  | 3 |  | 6.1.4 |
|  | AND\$> |  |  |  |  |  |  |
|  | OR\$> |  |  |  |  |  |  |
|  | LD\$<= | s1, s2 | * Compares the character strings in s1 and s2 character by character. Sets the output, if s1 <= s2 |  | 3 |  | 6.1.4 |
|  | AND\$<= |  |  |  |  |  |  |
|  | OR\$<= |  |  |  |  |  |  |
|  | LD\$ < | s1, s2 | * Compares the character strings in s1 and s2 character by character. Sets the output, if s1 < s2 |  | 3 |  | 6.1.4 |
|  | AND\$< |  |  |  |  |  |  |
|  | OR\$< |  |  |  |  |  |  |
|  | LD\$>= | s1, s2 | * Compares the character strings in s1 and s2 character by character. Sets the output, if s1 >= s2 |  | 3 |  | 6.1.4 |
|  | AND\$>= |  |  |  |  |  |  |
|  | OR\$>= |  |  |  |  |  |  |

*: Conditions under which the character string comparison is processed:

- Match:
- Larger string:
- Smaller string:

All characters in the string must match.
If the character strings differ, the larger string is determined.
If the character strings differ, the smaller string is determined.

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Q | A |  |
| BIN block data comparison | BKCMP= | s1, s2, n, d1 | It compares the nth BIN 16-bit block in s1 to the nth BIN 16-bit block in s2, beginning with the first number of device. <br> The result of each block comparison is stored from d1 onwards. |  | 5 |  | 6.1.5 |
|  | BKCMP<> | s1, s2, n, d1 |  |  |  |  |  |
|  | BKCMP> | s1, s2, n, d1 |  |  |  |  |  |
|  | BKCMP<= | s1, s2, n, d1 |  |  |  |  |  |
|  | BKCMP< | s1, s2, n, d1 |  |  |  |  |  |
|  | BKCMP>= | s1, s2, n, d1 |  |  |  |  |  |
|  | BKCMP=P | s1, s2, n, d1 |  | $4$ |  |  |  |
|  | BKCMP<>P | s1, s2, n, d1 |  |  |  |  |  |
|  | BKCMP>P | s1, s2, n, d1 |  |  |  |  |  |
|  | BKCMP<=P | s1, s2, n, d1 |  |  |  |  |  |
|  | BKCMP<P | s1, s2, n, d1 |  |  |  |  |  |
|  | BKCMP>=P | s1, s2, n, d1 |  |  |  |  |  |

### 2.4.2 Arithmetic operation instructions

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Q | A |  |
| BIN 16-bit addition and subtraction operations | + | s, d | (d)+(s) $\rightarrow$ (d) |  | 3 | 5 | 6.2 .1 |
|  | $+\mathrm{P}$ |  |  | $\square$ |  |  | 6.2.1 |
|  | + | s1, s2, d1 | $(\mathrm{s} 1)+(\mathrm{s} 2) \rightarrow(\mathrm{d} 1)$ |  | 4 | 7 | 6.2 .1 |
|  | $+\mathrm{P}$ |  |  |  |  |  | 6.2.1 |
|  | - | s, d | (d)-(s) $\rightarrow$ (d) |  | 3 | 5 | 6.2 .1 |
|  | -P |  |  |  |  |  | 6.2.1 |
|  | - | s1, s2, d1 | $(\mathrm{s} 1)-(\mathrm{s} 2) \rightarrow(\mathrm{d} 1)$ |  | 4 | 7 | 6.2 .1 |
|  | -P |  |  |  |  |  | 6.2.1 |


| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Q | A |  |
| BIN 32-bit addition and subtraction operations | D+ | s, d | $\xrightarrow[\rightarrow(\mathrm{d}+1, \mathrm{~d})]{(\mathrm{d}+1, \mathrm{~d})+(\mathrm{s}+1, \mathrm{~s})}$ |  |  | 9 | 6.2.2 |
|  | $D+P$ |  |  | - |  |  | 6.2.2 |
|  | D+ | s1, s2, d1 | $\begin{aligned} & ((\mathrm{s} 1)+1, \mathrm{~s} 1)+((\mathrm{s} 2)+1, \\ & \mathrm{s} 2) \xrightarrow{\rightarrow}((\mathrm{d} 1)+1, \mathrm{~d} 1) \end{aligned}$ |  | $\begin{gathered} * * \\ 4 \end{gathered}$ | 11 | 6.2.2 |
|  | $D+P$ |  |  |  |  |  | 6.2.2 |
|  | D- | s, d | $\xrightarrow[\rightarrow(\mathrm{d}+1, \mathrm{~d})]{(\mathrm{d}+1, \mathrm{~d})-(\mathrm{s}+1, \mathrm{~s})}$ |  | $3$ | 9 | 6.2.2 |
|  | D-P |  |  |  |  |  | 6.2.2 |
|  | D- | s1, s2, d1 | $\begin{aligned} & ((\mathrm{s} 1)+1, \mathrm{~s} 1)-((\mathrm{s} 2)+1, \mathrm{~s} 2) \\ & \rightarrow((\mathrm{d} 1)+1, \mathrm{~d} 1) \end{aligned}$ |  | $\begin{gathered} * * \\ 4 \end{gathered}$ | 11 | 6.2.2 |
|  | D-P |  |  | - |  |  | 6.2.2 |

*: The number of program steps depends on the devices used and the type of CPU.

- If a QnA CPU or single processor CPU of the System $Q$ is used: 3
- If a System Q multi processor CPU is used with internal word devices (except for file register ZR): 5
constants: 5
Bit Devices, whose device numbers are multiplies of 16 , whose digit designation is K8, and which use no index qualification: 5
- If a System Q multi processor CPU is used with devices other than above mentioned: 3
**: The number of program steps depends on the devices used and the type of CPU.
- If a QnA CPU single processor CPU of the System Q is used: 4
- If a System Q multi processor CPU is used with internal word devices (except for file register ZR): 6 constants: 6
Bit Devices, whose device numbers are multiplies of 16,
whose digit designation is K8, and which use no index qualification: 6
- If a System $Q$ multi processor CPU is used with devices other than above mentioned: 4

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Q | A |  |
| BIN 16-bit multiplication and division | X | s1, s2, d1 | $(\mathrm{s} 1) \mathrm{x}(\mathrm{s} 2) \rightarrow((\mathrm{d} 1)+1, \mathrm{~d} 1)$ |  |  | $\begin{aligned} & * * \\ & 7 \end{aligned}$ | 6.2.4 |
|  | xP |  |  | - |  |  | 6.2.4 |
|  | / | s1, s2, d1 | $(s 1) /(s 2) \rightarrow$ <br> Quotient (d1), remainder ((d1)+1) |  | 4 | ** 7 | 6.2.4 |
|  | /P |  |  | - |  |  | 6.2.4 |
| BIN 32-bit multiplication and division | Dx | s1, s2, d1 | $\begin{aligned} & ((s 1)+1, s 1) x((s 2)+1, s 2) \\ & ((d 1)+3,(d 1)+2, \\ & (d 1)+1, d 1) \end{aligned}$ |  | 4 | $\begin{aligned} & * * \\ & 11 \end{aligned}$ | 6.2.4 |
|  | DxP |  |  |  |  |  | 6.2.4 |
|  | D/ | s1, s2, d1 | $\begin{aligned} & ((s 1)+1, s 1) /((s 2)+1, s 2) \\ & \rightarrow \\ & \text { Quotient ((d1)+1, d1), } \\ & \text { remainder ((d1)+3, } \\ & (d 1)+2) \end{aligned}$ |  | $4$ | $\begin{aligned} & * * \\ & 11 \end{aligned}$ | 6.2.4 |
|  | D/P |  |  |  |  |  | 6.2.4 |

*: The number of program steps depends on the devices used and the type of CPU.

- If a QnA CPU or System Q single processor CPU is used: 4
- If a System Q multi processor CPU is used with internal word devices (except for file register ZR): 3 constants: 3
Bit Devices, whose device numbers are multiplies of 16, whose digit designation is K8, and which use no index qualification: 3
- If a System Q multi processor CPU is used with devices other than above mentioned: 4
**: The number of program steps depends on the devices used.
Refer to the reference chapter for the accurate number of steps.

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Q | A |  |
| BCD 4-digit addition and substraction operations | B+ | s, d | (d)+(s) $\rightarrow$ (d) | $\square$ | 3 | $7$ | 6.2.5 |
|  | $B+P$ |  |  | - |  |  | 6.2.5 |
|  | B+ | s1, s2, d1 | $(\mathrm{s} 1)+(\mathrm{s} 2) \rightarrow(\mathrm{d} 1)$ | — | 4 | $9$ | 6.2.5 |
|  | $B+P$ |  |  |  |  |  | 6.2.5 |
|  | B- | s, d | (d)-(s) $\rightarrow$ (d) |  | 3 | 7 | 6.2 .5 |
|  | B-P |  |  |  |  |  | 6.2.5 |
|  | B- | s1, s2, d1 | $(\mathrm{s} 1)-(\mathrm{s} 2) \rightarrow(\mathrm{d} 1)$ |  | 4 | $9$ | 6.2.5 |
|  | B-P |  |  |  |  |  | 6.2.5 |
| BCD 8-digit addition and subtraction operations | DB+ | $\mathrm{s}, \mathrm{d}$ | $\begin{aligned} & (\mathrm{d}+1, \mathrm{~d})+(\mathrm{s}+1, \mathrm{~s}) \rightarrow \\ & (\mathrm{d}+1, \mathrm{~d}) \end{aligned}$ |  | 3 | $9$ | 6.2.6 |
|  | DB+P |  |  |  |  |  | 6.2.6 |
|  | DB+ | s1, s2, d1 | $\begin{aligned} & ((\mathrm{s} 1)+1, \mathrm{~s} 1)+((\mathrm{s} 2)+1, \mathrm{~s} 2) \\ & ((\mathrm{d} 1)+1, \mathrm{~d} 1) \end{aligned}$ |  | 4 | $11$ | 6.2.6 |
|  | DB+P |  |  |  |  |  | 6.2.6 |
|  | DB- | s, d | $\begin{aligned} & (\mathrm{d}+1, \mathrm{~d})+(\mathrm{s}+1, \mathrm{~s}) \rightarrow \\ & (\mathrm{d}+1, \mathrm{~d}) \end{aligned}$ |  | 3 | $9$ | 6.2.6 |
|  | DB-P |  |  |  |  |  | 6.2.6 |
|  | DB- | s1, s2, d1 | $\begin{aligned} & \xrightarrow[((\mathrm{s} 1)+1, \mathrm{~s} 1)+((\mathrm{s} 2)+1, \mathrm{~s} 2)]{(1, d 1)} \end{aligned}$ |  | 4 | $11$ | 6.2.6 |
|  | DB-P |  |  | - |  |  | 6.2.6 |

**: The number of program steps depends on the devices used.
Refer to the reference chapter for the accurate number of steps.

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Q | A |  |
| BCD 4-digit multiplication and division operations | $B ¥$ | s1, s2, d1 | $(\mathrm{s} 1) \times(\mathrm{s} 2) \rightarrow((\mathrm{d} 1)+1, \mathrm{~d} 1)$ |  | 4 | $9$ | 6.2.7 |
|  | $B \times P$ |  |  | - |  |  | 6.2.7 |
|  | B/ | s1, s2, d1 | $\begin{aligned} & (\mathrm{s} 1) /(\mathrm{s} 2) \rightarrow \\ & \text { Quotient (d1), } \\ & \text { remainder ((d1)+1) } \end{aligned}$ |  | 4 | $9$ | 6.2.7 |
|  | B/P |  |  |  |  |  | 6.2.7 |
| BCD 8-digit multiplication and division operations | DB× | s1, s2, d1 | $\begin{aligned} & ((s 1)+1, s 1) x((s 2)+1, s 2) \\ & ((d 1)+3,(d 1)+2, \\ & (d 1)+1, d 1) \end{aligned}$ |  | 4 | $11$ | 6.2.8 |
|  | $\mathrm{DB} \times \mathrm{P}$ |  |  |  |  |  | 6.2.8 |
|  | DB/ | s1, s2, d1 | $\begin{aligned} & ((s 1)+1, s 1) /((s 2)+1, s 2) \\ & \rightarrow \\ & \text { Quotient ((d1)+1, d1), } \\ & \text { remainder ((d1)+3, } \\ & (d 1)+2) \end{aligned}$ |  | 4 | $11$ | 6.2.8 |
|  | DB/P |  |  |  |  |  | 6.2.8 |

*: The number of program steps depends on the devices used.
Refer to the reference chapter for the accurate number of steps.


*: The number of program steps depends on the devices used and the type of CPU.

- If a QnA CPU or System Q single processor CPU is used: 2
- If a $Q$ multi processor CPU is used with internal word devices (except for file register ZR): 3
constants: 3
Bit Devices, whose device numbers are multiplies of 16, whose digit designation is K8, and which use no index qualification: 3
- If a System Q multi processor CPU is used with devices other than above mentioned: 2
**: The number of program steps depends on the devices used.
Refer to the reference chapter for the accurate number of steps.


### 2.4.3 Data conversion instructions

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Q | A |  |
| Conversion from BIN data into BCD data | BCD | s, d |  |  | 3 | $5$ | 6.3.1 |
|  | BCDP |  |  |  |  |  | 6.3.1 |
|  | DBCD | s, d |  |  | 3 | $9$ | 6.3.1 |
|  | DBCDP |  |  |  |  |  | 6.3.1 |
| Conversion from BCD data into BIN data | BIN | s, d |  |  | 3 | $5$ | 6.3 .2 |
|  | BINP |  |  |  |  |  | 6.3.2 |
|  | DBIN | s, d |  |  | 3 | $9$ | 6.3.2 |
|  | DBINP |  |  |  |  |  | 6.3.2 |
| Conversion from BIN data into floating point data | FLT | s, d |  |  | 3 |  | 6.3 .3 |
|  | FLTP |  |  |  |  |  | 6.3.3 |
|  | DFLT | s, d |  |  | 3 |  | 6.3.3 |
|  | DFLTP |  |  |  |  |  | 6.3.3 |
| Conversion from floating point data into BIN data | INT | s, d |  |  | 3 |  | 6.3.4 |
|  | INTP |  |  |  |  |  | 6.3.4 |
|  | DINT | s, d |  |  | 3 |  | 6.3.4 |
|  | DINTP |  |  |  |  |  | 6.3.4 |

*: The number of program steps depends on the devices used.
Refer to the reference chapter for the accurate number of steps.

*: The number of program steps depends on the devices used.
Refer to the reference chapter for the accurate number of steps.

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Q | A |  |
| Signal reversal for floating point data | ENEG | d |  |  | 2 |  | 6.3.10 |
|  | ENEGP |  |  |  |  |  | 6.3.10 |
| Conversion from BIN block data into BCD block data | BKBCD | s, d, n | This instruction converts each nth BIN 16-bit block in s into the nth BCD 4-digit block. Converted data is stored in d. |  | 4 |  | 6.3.11 |
|  | BKBCDP | s, d, n |  |  |  |  | 6.3.11 |
| Conversion from BCD block data into BIN block data | BKBIN | s, d, n | This instruction converts each nth BCD 4-digit block in s into the nth BIN 16-bit block. Converted data is stored in d. |  | 4 |  | 6.3.12 |
|  | BKBINP | s, d, n |  |  |  |  | 6.3.12 |

### 2.4.4 Data transfer instructions

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Q | A |  |
| BIN 16-bit data transfer | MOV | s, d | (s) $\longrightarrow$ (d) |  | 3 | $\begin{gathered} * * * \\ 5 \end{gathered}$ | 6.4.1 |
|  | MOVP | s, d |  |  |  |  |  |
| BIN 32-bit data transfer | DMOV | s, d | $+1, s) \longrightarrow(d+1, d)$ |  | $\begin{gathered} * * \\ 3 \end{gathered}$ | $\begin{gathered} * * * \\ 7 \end{gathered}$ | 6.4.1 |
|  | DMOVP | s, d |  |  |  |  |  |
| Floating point data transfer | EMOV | s, d | $\begin{aligned} &(\mathrm{s}+1, \mathrm{~s}) \\ & \longrightarrow \\ & \\ & \\ & \\ & \text { Floating point value }\end{aligned}$ |  | 3 |  | 6.4.2 |
|  | EMOVP | s, d |  |  |  |  |  |
| Character string data transfer | \$MOV | s, d | Transfers character string data in s to d . |  | 3 |  | 6.4.3 |
|  | \$MOVP | s, d |  |  |  |  |  |
| BIN 16-bit data inversion | CML | s, d | $\overline{(s)} \longrightarrow(\mathrm{d})$ |  | 3 | $\begin{gathered} * * * \\ 5 \end{gathered}$ | 6.4 .4 |
|  | CMLP | s, d |  |  |  |  |  |
| BIN 32-bit data inversion | DCML | s, d | $\overline{(\mathrm{s}+1, \mathrm{~s})} \longrightarrow(\mathrm{d} 1+1, \mathrm{~d} 1)$ |  | ** | *** | 6.4.4 |
|  | DCMLP | s, d |  | - |  |  |  |

*: The number of program steps depends on the devices used and the type of CPU.

- If a QnA CPU or System Q single processor CPU is used: 3
- If a System Q multi processor CPU is used with internal word devices (except for file register ZR): 2
constants: 2
Bit Devices, whose device numbers are multiplies of 16,
whose digit designation is K8, and which use no index qualification: 2
- If a System Q multi processor CPU is used with devices other than above mentioned: 3
*: The number of program steps depends on the devices used and the type of CPU.
- If a System Q single processor CPU is used: 2
- If a QnA CPU or a System Q multi processor CPU is used: 3
***: The number of program steps depends on the devices used.
Refer to the reference chapter for the accurate number of steps.

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Q | A |  |
| BIN block data transfer | BMOV | s, $\mathrm{n}, \mathrm{d}$ $\mathrm{s}, \mathrm{n}, \mathrm{d}$ | (s) <br> (d) |  | 4 | 9 | 6.4.5 |
| Identical BIN block data transfer | FMOV FMOVP | s, n, d $s, n, d$ |  |  | 4 | $9$ | 6.4.6 |
| BIN 16-bit data exchange | XCH XCHP | d1, d2 d1, d2 | $(\mathrm{d} 1) \longleftrightarrow$ (d2) |  | 3 | 5 | 6.4.7 |
| BIN 32-bit data exchange | DXCH DXCHP | d1, d2 d1, d2 | $((\mathrm{d} 1)+1, \mathrm{~d} 1) \longleftrightarrow($ d 2 ) $+1, \mathrm{~d} 2)$ |  | 3 | $7$ | 6.4.7 |
| BIN block data exchange | BXCH BXCHP | $n, d 1, d 2$ $n, d 1, d 2$ |  |  | 4 |  | 6.4.8 |
| Upper and lower byte exchanges | SWAP SWAPP | s |  |  | 3 |  | 6.4.9 |

*: The number of program steps depends on the devices used.
Refer to the reference chapter for the accurate number of steps.

### 2.4.5 Program branch instructions

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Q | A |  |
| Jump instructions | CJ | $p$ | Conditional jump ( $p=$ jump destination) |  | 2 | $3$ | 6.5.1 |
|  | SCJ | $p$ | Conditional jump from next program scan ( $p=$ jump destination) |  |  |  |  |
|  | JMP | $p$ | Jump instruction ( $p=$ jump destination) |  | 2 | * | 6.5.1 |
|  | GOEND |  | Jump to the end of a program | $\square$ | 1 |  | 6.5.2 |

*: The number of program steps depends on the devices used.
Refer to the reference chapter for the accurate number of steps.

### 2.4.6 Interrupt program execution control instructions

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Q | A |  |
| Interrupt disabled | DI |  | Disables the execution of an interrupt program |  | 1 | * | 6.6.1 |
| Interrupt enabled | El |  | Enables invoking an interrupt program |  | 1 | * | 6.6.1 |
| Bit pattern of execution conditions of interrupt programs | IMASK | S | In the bit pattern designated by s a particular interrupt address is allocated to each bit. |  | 2 | * | 6.6.1 |
| Return from an interrupt program to the main program | IRET |  | End of an interrupt program |  | 1 | * | 6.6.2 |

*: The number of program steps depends on the devices used.
Refer to the reference chapter for the accurate number of steps.

### 2.4.7 Data refresh instructions

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Q | A |  |
| I/O partial refresh | RFS | $\mathrm{s}, \mathrm{n}$ | The RFS instruction refreshes the inputs and outputs of the designates range of I/O devices during one program scan. |  | 3 |  | 6.7.1 |
| I/O partial refresh | SEG | s, d | The SEG instruction enables refreshing a determined range of I/O devices, if the input condition is set. |  |  | * | 6.7.2 |
| Refresh instruction for link and interface data and CPU shared memory | COM |  | If SM775 (Q series and System Q only) is not set (0), the link and interface data are refreshed (link refresh) and general data processing is performed (END processing). Used also for automatic refresh of the multi-CPU shared memory |  | 1 | $3$ | 6.7.3 |
| Disable link refresh execution | DI |  | The DI instruction disables the execution of a link refresh until an El instruction is executed. |  | 1 |  | 6.7.4 |
| Enable link refresh execution | El |  | The execution of a link refresh is enabled after setting an El instruction. |  | 1 |  | 6.7.4 |

*: The number of program steps depends on the devices used.
Refer to the reference chapter for the accurate number of steps.

### 2.4.8 Other convenient instructions

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Q | A |  |
| 1-Phase Input count-up/-down Counter | UDCNT1 | $\mathrm{s}, \mathrm{n}, \mathrm{d}$ |  |  | 4 |  | 6.8.1 |
| 2-Phase Input count-up/-down Counter | UDCNT2 | s, n, d |  | $\square$ | 4 |  | 6.8.2 |
| Programmable (teaching) Timer | TTMR | d, n | (Time, the timer is set) $\begin{aligned} & x n \rightarrow(d) \\ & n=0: 1, n=1: 10, n=2: 100 \end{aligned}$ |  | 3 |  | 6.8.3 |
| Special Function Timer (Timerinstruction for low speed timers) | STMR | s,n, d | The STMR instruction uses outputs designated by $\mathrm{d}+0$ through $d+3$ to perform four different timer functions: d+0:OFF delay timer output $\mathrm{d}+1$ : One shot timer output after OFF (Set by trailing edge) d+2:One shot timer output after ON (Set by leading edge) d +3 :ON delay timer output |  | 3 |  | 6.8.4 |
| Special Function Timer (Timer instruction for high speed timers) | STMRH | s,n, d | see above |  | 3 |  | 6.8.4 |
| Positioning instruction for rotary tables | ROTC | s, n1, n2, d | The ROTC instruction rotates a sector designated by s+2 on a table with a specified number of sectors (divisions) designated by n 1 to a specified position designated by $\mathrm{s}+1$. |  | 5 |  | 6.8.5 |
| Ramp Signal | RAMP | $\begin{aligned} & \text { n1, n2, n3, } \\ & \text { d1, d2 } \end{aligned}$ | A RAMP instruction changes the content in (d1)+0 gradually from the initial value designated by n 1 to the final value designated by n2. |  | 6 |  | 6.8.6 |
| Pulse density measurement | SPD | $\mathrm{s}, \mathrm{n}, \mathrm{d}$ | The SPD instruction counts pulses at the input designated by sfor a period of time specified by n . The result of the measurement is stored in d. |  | 4 |  | 6.8.7 |
| Pulse output with adjustable number of pulses | PLSY | s1, s2, d | The PLSY instruction outputs a number of pulses specified by s2 at a frequency specified by s 1 to an output designated by d . | $\square$ | 4 |  | 6.8.8 |
| Pulse width modulation | PWM | $\mathrm{n} 1, \mathrm{n} 2, \mathrm{~d}$ |  | $\square$ | 4 |  | 6.8.9 |


| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Q | A |  |
| Building an input matrix | MTR | s, n , d1, d2 | The MTR instruction reads the information of 16 bits beginning from the device designated by s . The number of repetitions (rows) is designated by n . The conditions of read data are stored in the device designated by d2 onwards. |  | 5 |  | 6.8.10 |

### 2.5 Application instructions, Part 2

### 2.5.1 Logical operation instructions


*: The number of program steps depends on the devices used and the type of CPU.

- If a QnA CPU is used: 4
- If a System Q single processor CPU is used: 3
- If a System Q multi processor CPU is used with internal word devices (except for file register ZR): 6 constants: 6
Bit Devices, whose device numbers are multiplies of 16, whose digit designation is K8, and which use no index qualification: 6
- If a System Q multi processor CPU is used with devices other than above mentioned: 4
**: The number of program steps depends on the devices used and the type of CPU.
- If a QnA CPU is used: 4
- If a System Q CPU is used with internal word devices (except for file register ZR): 6 constants: 6
Bit Devices, whose device numbers are multiplies of 16,
whose digit designation is K8, and which use no index qualification: 6
- If a System Q CPU is used with devices other than above mentioned: 4
***: The number of program steps depends on the devices used.
Refer to the reference chapter for the accurate number of steps.

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Q | A |  |
| Logical sum | WOR | s, d | $(\mathrm{d}) \vee(\mathrm{s}) \longrightarrow$ (d) |  | 3 | $\begin{gathered} * * * \\ 5 \end{gathered}$ | 7.1.3 |
|  | WORP |  |  |  |  |  |  |
|  | WOR | s1, s2, d1 | $(\mathrm{s} 1) \vee(\mathrm{s} 2) \longrightarrow(\mathrm{d} 1)$ |  | 4 | $7$ | 7.1.3 |
|  | WORP |  |  |  |  |  |  |
|  | DOR | s, d | $\xrightarrow{(d+1, d) \vee(s+1, s)}$ |  | * | $\begin{gathered} \text { *** } \\ 9 \end{gathered}$ | 7.1.3 |
|  | DORP |  |  |  |  |  |  |
|  | DOR | s1, s2, d | $\begin{aligned} & \begin{array}{l} ((\mathrm{s} 1)+1, \mathrm{~s} 1) \vee((\mathrm{s} 2)+1, \\ \mathrm{s} 2) \end{array} \\ & (\mathrm{d}+1, \mathrm{~d}) \end{aligned}$ |  | $\begin{gathered} * * \\ 4 \end{gathered}$ |  | 7.1.3 |
|  | DORP |  |  |  |  |  |  |
|  | BKOR | s1, s2, n, d |  |  | 5 |  | 7.1.4 |
|  | BKORP |  |  |  |  |  |  |

*: The number of program steps depends on the devices used and the type of CPU.

- If a QnA CPU is used: 4
- If a System $Q$ single processor CPU is used: 3
- If a System Q multi processor CPU is used with internal word devices (except for file register ZR): 6 constants: 6
Bit Devices, whose device numbers are multiplies of 16,
whose digit designation is K8, and which use no index qualification: 6
- If a System Q multi processor CPU is used with devices other than above mentioned: 4
**: The number of program steps depends on the devices used and the type of CPU.
- If a QnA CPU is used: 4
- If a System Q CPU is used with internal word devices (except for file register ZR): 6 constants: 6
Bit Devices, whose device numbers are multiplies of 16,
whose digit designation is K8, and which use no index qualification: 6
- If a System Q CPU is used with devices other than above mentioned: 4
***: The number of program steps depends on the devices used.
Refer to the reference chapter for the accurate number of steps.

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Q | A |  |
| Logical exclusive OR | WXOR | s, d | (d) $\forall$ (s) $\longrightarrow$ (d) |  | 3 | $\begin{gathered} * * * \\ 5 \end{gathered}$ | 7.1.5 |
|  | WXORP |  |  |  |  |  |  |
|  | WXOR | s1, s2, d1 | $(\mathrm{s} 1) \forall(\mathrm{s} 2) \longrightarrow(\mathrm{d} 1)$ |  | 4 | $\begin{gathered} * * * \\ 7 \end{gathered}$ | 7.1.5 |
|  | WXORP |  |  |  |  |  |  |
|  | DXOR | s, d | $\xrightarrow{(\mathrm{d}+1, \mathrm{~d}) \forall(\mathrm{d}+1, \mathrm{~d}+1, \mathrm{~s})}$ |  | $3$ | $\begin{gathered} * * * \\ 9 \end{gathered}$ | 7.1.5 |
|  | DXORP |  |  |  |  |  |  |
|  | DXOR | s1, s2, d | $\begin{aligned} & \left.\begin{array}{l} ((\mathrm{s} 1)+1, \mathrm{~s} 1) \\ \mathrm{s} 2) \end{array}\right)((\mathrm{s} 2)+1, \\ & (\mathrm{d}+1, \mathrm{~d}) \end{aligned}$ |  | $\begin{gathered} * * \\ 4 \end{gathered}$ |  | 7.1.5 |
|  | DXORP |  |  |  |  |  |  |
|  | BKXOR | s1, s2, n, d |  |  | 5 |  | 7.1.6 |
|  | BKXORP |  |  | 4 |  |  |  |

*: The number of program steps depends on the devices used and the type of CPU.

- If a QnA CPU is used: 4
- If a System $Q$ single processor CPU is used: 3
- If a System Q multi processor CPU is used with internal word devices (except for file register ZR): 6 constants: 6
Bit Devices, whose device numbers are multiplies of 16, whose digit designation is K8, and which use no index qualification: 6
- If a System Q multi processor CPU is used with devices other than above mentioned: 4
**: The number of program steps depends on the devices used and the type of CPU.
- If a QnA CPU is used: 4
- If a System Q CPU is used with
internal word devices (except for file register ZR): 6
constants: 6
Bit Devices, whose device numbers are multiplies of 16,
whose digit designation is K8, and which use no index qualification: 6
- If a System Q CPU is used with devices other than above mentioned: 4
***: The number of program steps depends on the devices used.
Refer to the reference chapter for the accurate number of steps.

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Q | A |  |
| Logical exclusive NOR | WNXR WNXRP | s, d | $(\mathrm{d}) \vee(\mathrm{s}) \longrightarrow$ (d) |  | 3 | $\begin{gathered} * * * \\ 5 \end{gathered}$ | 7.1.7 |
|  | WNXR WNXRP | s1, s2, d1 | $\overline{(s 1)} \forall(\mathrm{s} 2) \quad$ (d1) |  | 4 | $\begin{gathered} * * * \\ 7 \end{gathered}$ | 7.1.7 |
|  | DNXR <br> DNXRP | s, d | $\begin{aligned} & (d+1, d) \forall(s+1, s) \\ & \quad(d+1, d) \end{aligned}$ |  | * | $\begin{gathered} * * * \\ 9 \end{gathered}$ | 7.1.7 |
|  | DNXR <br> DNXRP | s1, s2, d | $\begin{aligned} & ((\mathrm{s} 1)+1, \mathrm{~s} 1) \forall((\mathrm{s} 2)+1, \mathrm{~s} 2) \\ & (\mathrm{d}+1, \mathrm{~d}) \end{aligned}$ |  | $4$ |  | 7.1.7 |
|  | BKXNR BKXNRP | s1, s2, n, d |  |  | 5 |  | 7.1.8 |

*: The number of program steps depends on the devices used and the type of CPU.

- If a QnA CPU is used: 4
- If a System Q single processor CPU is used: 3
- If a System Q multi processor CPU is used with internal word devices (except for file register ZR): 6 constants: 6
Bit Devices, whose device numbers are multiplies of 16,
whose digit designation is K8, and which use no index qualification: 6
- If a System Q multi processor CPU is used with devices other than above mentioned: 4
**: The number of program steps depends on the devices used and the type of CPU.
- If a QnA CPU is used: 4
- If a System Q CPU is used with internal word devices (except for file register ZR): 6 constants: 6
Bit Devices, whose device numbers are multiplies of 16, whose digit designation is K8, and which use no index qualification: 6
- If a System Q CPU is used with devices other than above mentioned: 4
***: The number of program steps depends on the devices used.
Refer to the reference chapter for the accurate number of steps.


### 2.5.2 Rotation instructions

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Q | A |  |
| Data rotation to the right (16-bit) | ROR RORP | $\mathrm{n}, \mathrm{d}$ | rotates by n bits to the right |  | 3 | * | 7.2.1 |
|  | RCR RCRP | $\mathrm{n}, \mathrm{d}$ | rotates by n bits to the right |  | 3 | $3$ | 7.2.1 |
| Data rotation to the left (16-bit) | ROL ROLP | $\mathrm{n}, \mathrm{d}$ | rotates by n bits to the left |  | 3 | $3$ | 7.2.2 |
|  | RCL RCLP | $\mathrm{n}, \mathrm{d}$ | rotates by n bits to the left |  | 3 | $3$ | 7.2.2 |
| Data rotation to the right (32-bit) | DROR DRORP | $\mathrm{n}, \mathrm{d}$ | rotates by n bits to the right |  | 3 | 3 | 7.2.3 |
|  | DRCR | $\mathrm{n}, \mathrm{d}$ |  |  | 3 | 3 | 7.2.3 |
| Data rotation to the left (32-bit) | DROL DROLP | $\mathrm{n}, \mathrm{d}$ | rotates by n bits to the left |  | 3 | 3 | 7.2.4 |
|  | DRCL DRCLP | $\mathrm{n}, \mathrm{d}$ |  |  | 3 | * 3 | 7.2.4 |

*: The number of program steps depends on the devices used.
Refer to the reference chapter for the accurate number of steps.

### 2.5.3 Shift instructions

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Q | A |  |
| Shift a 16-bit data word by $n$ bits | SFR SFRP | $\mathrm{n}, \mathrm{d}$ |  |  | 3 | * | 7.3.1 |
|  | SFL SFLP | $\mathrm{n}, \mathrm{d}$ |  |  | 3 | $3$ | 7.3.1 |
| Shift n bit devices by 1 bit | BSFR BSFRP | $\mathrm{n}, \mathrm{d}$ |  |  | 3 | $7$ | 7.3.2 |
|  | BSFL BSFLP | $\mathrm{n}, \mathrm{d}$ |  |  | 3 | $7$ | 7.3.2 |
| Shift n word devices by one digit | DSFR DSFRP | $\mathrm{n}, \mathrm{d}$ |  |  | 3 | $7$ | 7.3.3 |
|  | DSFL <br> DSFLP | $\mathrm{n}, \mathrm{d}$ |  |  | 3 | $7$ | 7.3.3 |

*: The number of program steps depends on the devices used.
Refer to the reference chapter for the accurate number of steps.

### 2.5.4 Bit processing instructions

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Q | A |  |
| Set / reset single bits | BSET BSETP | $\mathrm{n}, \mathrm{d}$ |  |  | 3 | * | 7.4.1 |
|  | BRST <br> BRSTP | $\mathrm{n}, \mathrm{d}$ | (d) |  | 3 | $7$ | 7.4.1 |
| Test condition of single bits in 16-/32-bit data words | TEST <br> TESTP | s1, s2, d |  |  | 4 |  | 7.4.2 |
|  | DTEST DTESTP | s1, s2, d |  |  | 4 |  | 7.4.2 |
| Reset sections of bits in a batch | BKRST BKRSTP | s, n | (s) |  | 3 |  | 7.4.3 |

*: The number of program steps depends on the devices used.
Refer to the reference chapter for the accurate number of steps.

### 2.5.5 Data processing instructions

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Q | A |  |
| Search 16-bit data | SER SERP | $\begin{aligned} & \text { s1, s2, n (A) } \\ & \text { s1, s2, n, d (Q) } \end{aligned}$ |  |  | 5 | * | 7.5.1 |
|  | DSER DSERP | $\begin{aligned} & \text { s1, s2, n (A) } \\ & \text { s1, s2, n, d (Q) } \end{aligned}$ |  |  | 5 | $9$ | 7.5.1 |
| Check data bits (16-/32-bit) | SUM SUMP | $\begin{aligned} & s(A) \\ & s, d(Q) \end{aligned}$ |  |  | 3 | $3$ | 7.5.2 |
|  | DSUM | $\begin{aligned} & s(A) \\ & s, d(Q) \end{aligned}$ |  |  | 3 | $3$ | 7.5.2 |
| Decoding data | DECO DECOP | s, d, n | Decoding from 8 to 256 bits |  | 4 | $9$ | 7.5.3 |
| Encoding data | ENCO ENCOP | s, d, n | Encoding from 256 to 8 bits |  | 4 | $9$ | 7.5.4 |
| 7-segment decoding | SEG SEGP | s, d | $\begin{array}{l\|lll} \text { (s) } \begin{array}{l\|l} \text { b3 } & \text { to } \\ & \text { 7SEG } \\ \hline \end{array} & \text { (d) } \square \\ \hline \end{array}$ |  | 3 | 7 | 7.5.5 |

*: The number of program steps depends on the devices used.
Refer to the reference chapter for the accurate number of steps.

*: The number of program steps depends on the devices used.
Refer to the reference chapter for the accurate number of steps.

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Q | A |  |
| Searching minimum values in 16-/ 32-bit data | MIN MINP | s, n, d | The MIN instruction searches for minimum values in 16-bit data blocks. The number of data blocks to be searched through is specified by n . The smallest value found in $s$ through $\mathrm{s}+(\mathrm{n}-1)$ is stored in d . |  | 4 |  | 7.5.11 |
|  | DMIN <br> DMINP | $\mathrm{s}, \mathrm{n}, \mathrm{d}$ | The DMIN instruction searches for minimum values in 32-bit data blocks. The number of data blocks to be searched through is specified by $n$. The smallest value found in s through $s+(n-1)$ is stored in d. |  |  |  |  |
| Sorting 16-/ <br> 32-bit data | SORT | s1, n, s2, d1, d2 | The SORT instruction sorts 16-bit data specified by s1 in ascending or descending order. The number of data to be sorted is specified by $n$. |  | 6 |  | 7.5.12 |
|  | SORTP |  |  |  |  |  |  |
|  | DSORT |  | The DSORT instruction sorts 32-data specified by s1 in ascending or descending order. The number of data to be sorted is specified by $n$. |  |  |  |  |
|  | DSORTP |  |  | $\square$ |  |  |  |
| Calculating totals of 16-/ 32-bit BIN data blocks | WSUM | $\mathrm{s}, \mathrm{n}, \mathrm{d}$ | The WSUM instruction calculates the total of 16-bit data blocks in the device specified by s . The result is stored in the device specified by d and $\mathrm{d}+1$. |  | 4 |  | 7.5.13 |
|  | WSUMP |  |  |  |  |  |  |
|  | DWSUM | $\mathrm{s}, \mathrm{n}, \mathrm{d}$ | The DWSUM instruction calculates the total of 32-bit data blocks in the device specified by $s$ and $s+1$. The result is stored in d through $\mathrm{d}+3$. |  | 4 |  | 7.5.14 |
|  | DWSUMP |  |  | - |  |  |  |

### 2.5.6 Structured program instructions


*: The number of program steps depends on the devices used.
Refer to the reference chapter for the accurate number of steps.

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Q | A |  |
| Microcomputer program call | SUB | n | If the input condition is set, the SUB instruction calls the microcomputer program located at the address " $n$ ". |  | 3 |  | 7.6.9 |
|  | SUBP |  |  |  |  |  |  |
| Index qualification of entire ladders | IX | s | The IX and IXEND instructions perform index qualification on those devices in the program part located between the IX and IXEND instructions. |  | 2 |  | 7.6.10 |
|  | IXEND |  |  |  | 1 |  |  |
| Designation of qualification values in index qualification of entire ladders | IXDEV |  | The IXDEV and IXSET instructions read the addresses of the devices in the offset designation area and write these offset numbers to an index table in the device designated by d . |  | 1 |  | 7.6.11 |
|  | IXSET |  |  |  | 3 |  |  |

### 2.5.7 Data table operation instructions

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Q | A |  |
| Write data to a data table | FIFW <br> FIFWP | s, d |  |  | 3 | $7$ | 7.7.1 |
| Read data entered first from data table | FIFR FIFRP | s, d | (s) |  | 3 | $7$ | 7.7.2 |
| Read data entered last from data table | FPOP FPOPP | s, d | (s) |  | 3 |  | 7.7.3 |
| Delete specified data blocks from data table | FDEL FDELP | $\mathrm{s}, \mathrm{n}, \mathrm{d}$ |  |  |  |  |  |
| Insert specified data blocks in data table | FINS FINSP |  |  |  |  |  |  |

*: The number of program steps depends on the devices used.
Refer to the reference chapter for the accurate number of steps.

### 2.5.8 Buffer memory access instructions

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Q | A |  |
| Reading data from a special function module | FROM | n1, n2, n3, d | The FROM instruction reads 1 -word data (16bit) from the buffer memory of a special function module. |  | 5 | * | 7.8.1 |
|  | FROMP |  |  |  |  |  |  |
|  | DFRO |  | The DFRO instruction reads 2 -word data (32bit) from the buffer memory of a special function module. |  |  |  |  |
|  | DFROP |  |  | - |  |  |  |
| Writing data to a special function module | TO | s, n1, n2, n3 | The TO instruction writes 1 -word data (16bit) from the memory of the CPU to the buffer memory of a special function module. |  | 5 | * | 7.8.2 |
|  | TOP |  |  |  |  |  |  |
|  | DTO |  | The DTO instruction writes 2-word data (32bit) from the memory of the CPU to the buffer memory of a special function module. |  |  |  |  |
|  | DTOP |  |  |  |  |  |  |
| Reading data from a remote station | FROM, PRC | $\begin{aligned} & \text { n1, n2, n3, d } \\ & \text { (FROM(P) } \\ & \text { DFRO(P)) } \\ & \text { s, d } \\ & \text { PRC } \end{aligned}$ | The FROM/PRC instruction reads 1 -word data (16-bit) from the buffer memory of a remote module. |  |  | 7/9 | 7.8.3 |
|  | FROMP, PRC |  |  |  |  |  |  |
|  | DFRO, PRC |  | The DFRO/PRC instruction reads 2-word data (32-bit) from the buffer memory of a remote module. |  |  |  |  |
|  | DFROP, PRC |  |  |  |  |  |  |
| Writing data to a remote station | TO, PRC | $\begin{aligned} & \text { s, n1, n2, n3 } \\ & \text { (TO(P)/DTO(P)) } \\ & \text { s, d } \\ & \text { (PRC) } \end{aligned}$ | The TO/PRC instruction writes 1 -word data (16bit) from the memory of the CPU to the buffer memory of a remote module. | $\square$ |  | 7/9 | 7.8.4 |
|  | TOP, PRC |  |  |  |  |  |  |
|  | DTO, PRC |  | The DTO/PRC instruction writes 2-word (32-bit) data from the memory of the CPU to the buffer memory of a remote module. |  |  |  |  |
|  | DTOP, PRC |  |  | - |  |  |  |

*: The number of program steps depends on the devices used.
Refer to the reference chapter for the accurate number of steps.

### 2.5.9 Display instructions

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Q | A |  |
| ASCII character output | PR | s, d | SM701 (Q series/ System Q) set (1): <br> Output of an ASCII character string of 16 characters to an output module. The character string, divided into twice 8 characters, is read from the address area s and output to the outputs specified by d. <br> SM701 (Q series/ System Q) not set (0): Output of ASCII character string data up to the character code " 00 H " in hexadecimal format from the address area s to the outputs specified by d. |  | 3 | $7$ | 7.9.1 |
|  | PRC | s, d | The PRC instruction outputs a comment of a device (in ASCII code) to an output module. If SM701 (Q series/ System Q) is set (1), 16 characters are output; if SM701 is not set (0), 32 characters are output. | $4$ | 3 | $7$ | 7.9.2 |
| Display of ASCII character and comments | LED | s | The LED instruction reads ASCII data (16 characters) from a specified address area and displays it on a suitable CPU display. |  | 2 | $3$ | 7.9.3 |
|  | LEDC | $\mathrm{S}(\mathrm{Q})$ | The LEDC instruction reads comment data (16 characters) from a specified address area and displays it on a suitable CPU display. |  | 2 | * | 7.9.4 |
|  | LEDA | n | These instructions display an ASCII character string in the LED display of a suitable CPU. |  |  | $13$ | 7.9.5 |
| Clear display | LEDR |  | Resetting annunciators and error displays |  | 1 | * | 7.9.6 |

*: The number of program steps depends on the devices used.
Refer to the reference chapter for the accurate number of steps.

### 2.5.10 Debugging and failure diagnosis instructions

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Q | A |  |
| Failure check | CHKST |  | The CHKST instruction starts the execution of the CHK instruction. If the execution condition for the CHKST instruction is not set (0), the program step following the CHK instruction will be executed. |  | 1 |  | 7.10.1 |
|  | CHK (Q) |  | The CHK instruction supports failure check operations for contact circuits. Once an error occurs within such a circuit, the device in d1 is set and the corresponding error code is stored in d2. |  |  |  |  |
|  | CHK (A) | d1, d2 | The CHK instruction supports a failure check in a contact circuit with limit switches. Once an error occurs within such a circuit the device in d1 is set and the corresponding error code is stored in d2. |  |  | 5 | 7.10.2 |
|  | CHKCIR |  | The CHKCIR instruction generates error check circuits for the CHK instruction and starts the program section with the generated error check circuits. |  | 1 |  | 7.10.3 |
|  | CHKEND |  | End instructions for a program part with generated check circuits. |  |  |  |  |
| Set / reset status latch | SLT |  | The SLT instruction executes the temporary storage of specified device data. The data are stored in the status latch memory and can be checked and displayed. |  | 1 | 1 | 7.10.4 |
|  | SLTR |  | The SLTR instruction clears the data temporarily stored in the status latch area, and resets (re-enables) the SLT instruction. |  |  |  |  |
| Set / reset sampling trace | STRA |  | Set sampling trace |  | 1 | 1 | 7.10 .5 |
|  | STRAR |  | Reset sampling trace |  |  |  |  |
| Execute/ set/ reset program trace | PTRA |  | Set program trace |  | 1 |  | 7.10 .6 |
|  | PTRAR |  | Reset program trace |  |  |  |  |
|  | PTRAEXE |  | Execute program trace |  |  |  |  |
|  | PTRAEXEP |  |  |  |  |  |  |

### 2.5.11 Character string processing instructions

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Q | A |  |
| Conversion of 16-/32-bit binary data into decimal values in ASCII code | BINDA BINDAP | s, d | The BINDA instruction converts a 16-bit binary value specified by s into a 5 -digit decimal value in ASCII code and stores it in the device specified in d. |  | 3 |  | 7.11.1 |
|  | DBINDA <br> DBINDAP |  | The DBINDA instruction converts 32-bit binary data specified by s into a 10-digit decimal value in ASCII code and stores it in the device specified in d. |  |  |  |  |
| Conversion of 16-/32-bit binary data into hexadecimal values in ASCII code | BINHA BINHAP | s, d | The BINHA instruction converts 16-bit binary data specified by s into a 4-digit hexadecimal value in ASCII code and stores it in the devices specified by d. |  | 3 |  | 7.11.2 |
|  | DBINHA DBINHAP |  | The DBINHA instruction converts 32-bit binary data specified by s into a 8-digit hexadecimal value in ASCII code and stores it in the devices specified by d. |  |  |  |  |
| Conversion of 4-/8digit $B C D$ data into ASCII code | BCDDA BCDDAP | $\mathrm{s}, \mathrm{d}$ | The BCDDA instruction converts 4-digit BCD data specified by s into the ASCII format and stores it in the devices specified by d. |  | 3 |  | 7.11.3 |
|  | DBCDDA DBCDDAP |  | The DBCDDA instruction converts 8-digit BCD data specified by s into the ASCII format and stores it in the devices specified by d. |  |  |  |  |
| Conversion of decimal ASCII data into BIN 16-/32-bit binary data | DABIN DABINP | $\mathrm{s}, \mathrm{d}$ | The DABIN instruction converts the 5-digit decimal ASCII data specified by s into the BIN 16-bit format and stores it in the devices specified by d. |  | 3 |  | 7.11.4 |
|  | DDABIN <br> DDABINP |  | The DDABIN instruction converts the 10-digit decimal ASCII data specified by s into the BIN 32-bit format and stores it in the devices specified by d. |  |  |  |  |



| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Q | A |  |
| Conversion of character string data into BIN 16-/ 32-bit binary data | VAL VALP | $\mathrm{s}, \mathrm{d} 1, \mathrm{~d} 2$ | The VAL instruction converts the character strings stored in the area s into BIN 16 -bit data. The number of digits and the binary value are stored in d1 and d2. |  | 4 |  | 7.11.10 |
|  | DVAL DVALP |  | The DVAL instruction converts the character strings stored in s into BIN 32 -bit data. The number of digits and the binary value are stored in d1 and d2. | $\square$ |  |  |  |
| Conversion of floating point data into character string data | ESTR ESTRP | s1, s2, d | The ESTR instruction converts the floating point data (real numbers) in s1 into character string data. The data format of the character string is specified in s2. The result is stored in d. |  | 4 |  | 7.11.11 |
| Conversion of character string data into decimal floating point data | EVAL EVALP | s, d | The EVAL instruction converts the character string in s into a decimal floating point number (real number). The result is stored in d. |  | 3 |  | 7.11.12 |
| Conversion of 16-bit data into ASCII code (Q) | ASC ASCP | s, n, d | The ASCII instruction converts the 16-bit binary data stored from s onwards into the hexadecimal ASCII format and stores the result considering the number of characters specified by $n$ from d onwards. |  | 4 |  | 7.11.13 |
| Conversion of alphanumerical character strings into ASCII code (A) | ASC | d | The ASC instruction converts alphanumerical character strings with up to 8 characters into the ASCII code. The result is stored from d onwards. |  |  | ${ }^{*} 13$ | 7.11.14 |
| Conversion of hexadecimal ASCII values into binary values | HEX HEXP | s, n, d | The HEX instruction converts the hexadecimal ASCII characters from s onwards into binary values. <br> The number of characters to be converted is specified by n . The result is stored from d onwards. |   | 4 |  | 7.11.15 |
| Extraction of character string data (right part of character string) | RIGHT RIGHTP | s, n, d | The RIGHT instruction stores n characters from the right side of the character string (end of character string) in s. The characters are stored in d. |  | 4 |  | 7.11.16 |
| Extraction of character string data (left part of character string) | LEFT LEFTP | s, n, d | The LEFT instruction stores n characters from the left side of the character string (beginning of character string) in s. The characters are stored in d. |  |  |  |  |


| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Q | A |  |
| Selecting and moving parts of character strings into a character string | MIDR MIDRP | s1, s2, d | The MIDR instruction stores a specified part of the character string stored in s. The first character of the part to be stored is specified in s2. |  | 4 |  | 7.11.17 |
|  | MIDW MIDWP | s1, s2, d | The MIDW instruction stores a part of specified length of the character string stored in s1 in the area specified in d. The first address of the storage area in d is specified in s2. |  |  |  |  |
| Search for character strings | INSTR INSTRP | s1, s2, n, d | The INSTR instruction searches the character string specified in s1 within the character string data specified by s2. The search begins with the character specified in $n$. |  | 5 |  | 7.11.18 |
| Floating point data conversion with BCD representation | EMOD EMODP | s1, s2, d1 | The EMOD instruction calculates the BCD format from the floating point number (real number) in s1 considering the decimal point shift to the right specified in s2. The result is stored in d1. |  | 4 |  | 7.11.19 |
| BCD data conversion with decimal floating point format | EREXP EREXPP | s1, s2, d1 | The EREXP instruction calculates the decimal format of the floating point data (real number) from the floating point data in $B C D$ format in $s 1$, considering the decimal places specified in s2. The result is stored in d1. |  | 3 |  | 7.11.20 |

*: The number of program steps depends on the devices used.
Refer to the reference chapter for the accurate number of steps.

### 2.5.12 Special function instructions



| Category | Instruction | Variables | Meaning |  | Execution Condition |  |  | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Q | A |  |
| Floating point value as exponent of e | EXP | s, d | $\mathrm{e}^{(\mathrm{s}+1, \mathrm{~s})} \longrightarrow(\mathrm{d}+1, \mathrm{~d})$ |  |  |  | 3 |  | 7.12.10 |
|  | EXPP |  |  |  |  |  |  |  |  |
| Logarithm (natural) calculation | LOG | s, d | $\begin{aligned} & \text { LOG e(s+1, s) } \longrightarrow \\ & (d+1, d) \end{aligned}$ |  | $\square$ | 3 |  | 7.12.11 |  |
|  | LOGP |  |  |  | - |  |  |  |  |
| Randomize value | RND | d | Stores the generated random value in d . |  | $\square$ | 3 |  | 7.12.12 |  |
|  | RNDP |  |  |  | 4 |  |  |  |  |
| Update random values | SRND | S | Updates the series of random values stored in s. |  |  | 3 |  |  |  |
|  | SRNDP |  |  |  |  |  |  |  |  |
| Square root calculation from 4-digit BCD data | BSQR | s, d | $\sqrt{(\mathrm{s})} \rightarrow(\mathrm{d})+0$$+1$ |  |  | 3 |  | 7.12.13 |  |
|  | BSQRP |  |  | Decimal place |  |  |  |  |  |
| Square root calculation | BDSQR | s, d | $\sqrt{(s+1, s)}$ |  |  | 3 |  |  |  |
| data | BDSQRP |  |  | Decimal place |  |  |  |  |  |
| Sine calculation from BCD data | BSIN | s, d | $\sin (\mathrm{s}) \rightarrow$ (d) +0 | neractor |  | 3 |  | 7.12.14 |  |
|  |  |  |  | Integer |  |  |  |  |  |
| Cosine calculation from BCD data | BCOS | s, d | $\cos (\mathrm{s}) \rightarrow$ (d) +0 |  |  | 3 |  | 7.12.15 |  |
|  |  |  |  | Integer |  |  |  |  |  |
| Tangent calculation from BCD data | BTAN | s, d | $\tan (\mathrm{s}) \rightarrow(\mathrm{d})+0$ |  |  | 3 |  | 7.12.16 |  |
|  | BTANP |  |  | Integer |  |  |  |  |  |
|  |  |  |  | Decimal place | - |  |  |  |  |


| Category | Instruction | Variables | Meaning |  | Execution Condition |  |  | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Q | A |  |
| Arcus sine calculation from BCD data | BASIN | s, d | $\sin ^{-1}(s) \rightarrow(d)+0$ | reters |  |  | 3 |  | 7.12.17 |
|  | BASINP |  |  | Decimal place |  |  |  |  |
| Arcus cosine calculation from BCD data | BACOS | s, d | $\cos ^{-1}(\mathrm{~s}) \rightarrow(\mathrm{d})+0$ | Charater |  | 3 |  | 7.12.18 |  |
|  | BACOSP |  |  | Decimal place |  |  |  |  |  |
| Arcus tangent calculation from BCD data | BATAN | s, d |  | Chara |  | 3 |  | 7.12.19 |  |
|  | BATANP |  |  | Decimal place |  |  |  |  |  |

### 2.5.13 Data control instructions



### 2.5.14 File register switching instructions

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Q | A |  |
| Switch instruction for file register blocks | RSET | S | The RSET instruction switches from a file register block being in use by a program to a file register block with the number specified by s . |  | 2 |  | 7.14.1 |
|  | RSETP |  |  | - |  |  |  |
| Switch instruction for file register files | QDRSET | s | The QDRSET instruction switches from a file register file being in use by a program to a file register file specified by s. |  | *2+n |  | 7.14.2 |
|  | QDRSETP |  |  |  |  |  |  |
| Switch instruction for comment files | QCDSET | s | The QCDSET instruction switches from a comment file being in use by a program to a comment file specified by s. |  | *2+n |  | 7.14.3 |
|  | QCDSETP |  |  |  |  |  |  |

*: $\mathrm{n}=($ number of program name characters)/2 = Number of additional steps (Decimal fractions are rounded up)

### 2.5.15 Clock instructions



### 2.5.16 Peripheral device instructions

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Q | A |  |
| Output of messages to peripheral devices | MSG | s | The MSG instruction outputs a character string stored in a device specified from s to a peripheral device specified in terminal mode. |  | 2 |  | 7.16.1 |
| Key input of data from peripheral devices | PKEY | d | The key input data (characters) are read from the peripheral device specified in terminal mode and written in ASCII format to the devices specified in d. |  | 2 |  | 7.16 .2 |

### 2.5.17 Program instructions

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Q | A |  |
| Switching programs into stand-by mode | PSTOP | S | The PSTOP instruction sets the program specified by the device in s into the stand-by mode. |  | 2 |  | 7.17.1 |
|  | PSTOPP |  |  |  |  |  |  |
| Switching programs into stand-by mode and reset of outputs | POFF | S | The POFF instruction sets the program specified by the device in s into the stand-by mode and resets the outputs addressed by the program. |  | 2 |  | 7.17 .2 |
|  | POFFP |  |  | $4$ |  |  |  |
| Switching programs into scan execution mode | PSCAN | S | The PSCAN instruction sets the program specified by the device in s into the scan execution mode. In this mode the program is only executed once during one program scan. |  | 3 |  | 7.17 .3 |
|  | PSCANP |  |  |  |  |  |  |
| Switching programs into low-speed execution mode | PLOW | S | The PLOW instruction sets the program specified by the device in s into the low-speed execution mode. |  | 3 |  | 7.17.4 |
|  | PLOWP |  |  |  |  |  |  |

*: $\mathrm{n}=($ number of program name characters) $/ 2=$ Number of additional steps (Decimal fractions are rounded up)

### 2.5.18 Other instructions

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Q | A |  |
| Reset watchdog timer | WDT <br> WDTP |  | The WDT instruction resets the watchdog timer (WDT) during execution of a sequence program. |  | 1 | 1 | 7.18.1 |
| Set and reset carry flag | STC |  | The carry flag stores the carry (0 or 1) of rotation and shift operations. <br> The carry flag is reset after the execution of the CLC instruction. |  |  | 1 | 7.18.2 |
| Preset number of execution scans | DUTY | $\mathrm{n} 1, \mathrm{n} 2, \mathrm{~d}$ |  |  | 4 | 7 | 7.18.3 |
| Direct read of one byte | ZRRDB ZRRDBP | $\mathrm{n}, \mathrm{d}$ | 0 <br> n $\square$ <br> 8 bits $\square$ |  | 3 |  | 7.18.4 |
| Direct write of one byte | ZRWRB ZRWRBP | $\mathrm{n}, \mathrm{s}$ | (s) $\square$ |  | 3 |  | 7.18 .5 |
| Storing of an indirect adress | ADRSET ADRSETP | s, d | Stores the indirect adress of the device designated by s at d and $\mathrm{d}+1$. <br> This adress is used when a indirect device read is performed. |  | 3 |  | 7.18.6 |
| Numerical key input from keyboard | KEY | $\mathrm{s}, \mathrm{n}, \mathrm{d} 1, \mathrm{~d} 2$ | The KEY instruction supports the key input of 8 ASCII characters at the inputs specified by s (X). The values entered at the inputs are encoded in hexadecimal format and stored in the devices specified by d1. |  | 5 |  | 7.18.7 |
| Batch save of index register contents | ZPUSH <br> ZPUSHP | d | The ZPUSH instruction saves the contents of the index registers Z0 through Z15 in d. |  | 3 |  | 7.18.8 |



### 2.6 Data link instructions

### 2.6.1 Network refresh instructions

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Q | A |  |
| Network refresh instructions | ZCOM | Jn | Data refresh in network modules | $\square$ | 6 |  | 8.5.1 |
|  |  | Un |  |  |  |  |  |

### 2.6.2 Dedicated data link instructions

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Q | A |  |
| Dedicated data link instructions | READ | Jn, s1, s2, d1, d2 | Reading word device data from another station |  | 11 |  | 8.6.1 |
|  |  | Un, s1, s2, d1, d2 |  |  |  |  |  |
|  | SREAD | Jn, s1, s2, d1, d2, d3 |  |  | 13 |  | 8.6.2 |
|  |  | $\begin{aligned} & \text { Un, s1, s2, d1, d2, } \\ & \text { d3 } \end{aligned}$ |  |  |  |  |  |
|  | WRITE | Jn, s1, s2, d1, d2 | Writing word device data to another station | $\square$ | 12 |  | 8.6.3 |
|  |  | Un, s1, s2, d1, d2 |  |  |  |  |  |
|  | SWRITE | Jn, s1, s2, d1, d2, d3 |  |  | 13 |  | 8.6.4 |
|  |  | $\begin{aligned} & \text { Un, s1, s2, d1, d2, } \\ & \text { d3 } \end{aligned}$ |  |  |  |  |  |
|  | SEND | Jn, s1, s2, d | Sending data to other stations |  | 10 |  | 8.6.5 |
|  |  | Un, s1, s2, d |  |  |  |  |  |
|  | RECV | Jn, s, d1, d2 | Receiving sent data from other stations or receives the data sent via the SEND instructionn |  | 9 |  | 8.6.6 |
|  |  | Un, s, d1, d2 |  |  |  |  |  |
|  | REQ | Jn, s1, s2, d1, d2 | Request data from other stations | $\square$ | 10 |  | 8.6.7 |
|  |  | Un, s1, s2, d1, d2 |  |  |  |  |  |
|  | ZNFR | Jn, s1, s2, d | Reading data from special function modules in remote I/O stations |  | 9 |  | 8.6.8 |
|  |  | Un, s1, s2, d |  |  |  |  |  |
|  | ZNTO | Jn, s1, s2, d | Writing data to special function modules in remote I/O stations | $\square$ | 9 |  | 8.6.9 |
|  |  | Un, s1, s2, d |  |  |  |  |  |

### 2.6.3 A series compatible data link instructions

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Q | A |  |
| A series compatible data link instructions | J.ZNRD | Jn, n1, s, n2, d1, d2 | Read QnA data from object stations in object networks | $\square$ | 12 |  | 8.7.1 |
|  | JP.ZNRD |  | Read data from local stations |  |  |  |  |
|  | J.ZNWR | Jn, n1, s, n2, d1, d2 | Write QnA data to object stations in object networks |  | 12 |  | 8.7.2 |
|  | JP.ZNWR |  | Write data to local stations |  |  |  |  |
|  | LRDP | s, n1, n2, d | A series only: Read data from local stations |  |  | 11 | 8.7.3 |
|  | LWTP | Jn, s, d1, d2 | A series only: Write data to local stations | $\square$ |  | 11 | 8.7.4 |
|  | RFRP | n1, n2, n3, d | Reading data from a special function module in a remote station |  | 9 | 11 | 8.7.5 |
|  | G.RFRP | Un, n1, n2, d1, d2 |  |  |  |  |  |
|  | RTOP | s, n1, n2, n3 | Writing data to a special function module in a remote station |  | 9 | 11 | 8.7.6 |
|  | G.RTOP | Un, n1, s, n2, d1 |  |  |  |  |  |

### 2.6.4 Read/Write routing information

\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Category} \& \multirow[t]{2}{*}{Instruction} \& \multirow[t]{2}{*}{Variables} \& \multirow[t]{2}{*}{Meaning} \& \multirow[t]{2}{*}{Execution Condition} \& \multicolumn{2}{|r|}{} \& \multirow[t]{2}{*}{Reference} <br>
\hline \& \& \& \& \& Q \& A \& <br>
\hline \multirow[t]{2}{*}{Read/Write routing information} \& Z.RTREAD

ZP.RTREAD \& $\mathrm{n}, \mathrm{d}$ \& The RTREAD instruction reads the routing information from the destination network specified by $n$. The routing information is stored in routing parameters. The read routing information is stored from d onwards. \&  \& 7 \& \& 8.8.1 <br>
\hline \& Z.RTWRITE
ZP.RTWRITE \& s, n \& The RTWRITE instruction writes the routing information to the destination network specified by $n$. The read routing information is stored from s on. \&  \& 8 \& \& 8.8.2 <br>
\hline
\end{tabular}

### 2.7 Instructions for System Q CPUs

### 2.7.1 Reading of module informations

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Q | A |  |
| Reading module information | UNIRD | $\mathrm{n} 1, \mathrm{~d}, \mathrm{n} 2$ | Reads the module information stored in the area starting from the I/O No. designated by n 1 and stores it in the area starting from the device designated by d . The number of points is designated by n 2 . |  | 4 |  | 9.1.1 |
|  | UNIRDP |  |  |  |  |  |  |

### 2.7.2 Debugging and failure diagnosis instructions

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Q | A |  |
| Trace set | TRACE |  | Stores trace data set at a peripheral device to trace file in IC memory card by the designated number when SM800, SM801, and SM802 turns ON. |  | 1 |  | 9.2.1 |
| Trace reset | TRACER |  | Resets the data set by the TRACE instruction | - | 1 |  | 9.2.1 |

### 2.7.3 Writing to and reading from a file

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Q | A |  |
| Writing data to a designated file | SP.FWRITE | u0, s0, d0, s1, s2, d1 | Writes data to a designated file | 4 | 11 |  | 9.3.1 |
| Reading data from a designated file | SP.FREAD | $\mathrm{u} 0, \mathrm{~s} 0, \mathrm{~d} 0, \mathrm{~s} 1, \mathrm{~d} 1, \mathrm{~d} 2$ | Reads data from a designated file | 4 | 11 |  | 9.3.2 |

### 2.7.4 Program instructions

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Q | A |  |
| Loading program from memory | PLOADP | s, d | Transfers the program stored in a memory card or standard memory card (other than drive 0) to drive 0 und places the program in standby status. |  | 3 |  | 9.4.1 |
| Unloading program from program memory | PUNLOADP | s, d | Deletes the standby program stored in standard memory (drive 0) |  | 3 |  | 9.4.2 |
| Load and unload | PSWAPP | s1, s2, d | Deletes standby program stored in standard memory (drive 0) designated by s1.Then the program (s2) stored in a memory card or standard memory (other than drive 0 ) is transfered to drive 0 and placed in standby status. |  | 4 |  | 9.4.3 |

The instructions are only available within the GX Developer. The GX IEC Deveoper does not support the file system.

### 2.7.5 Data transfer instructions

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Q | A |  |
| Highspeed block transfer of file register | RBMOV | $\mathrm{s}, \mathrm{d}, \mathrm{n}$ | (s) (d) |  | 4 |  | 9.5.1 |
|  | RBMOVP | $\mathrm{s}, \mathrm{d}, \mathrm{n}$ |  |  |  |  |  |

### 2.7.6 Instructions for data exchange in a multi-CPU system

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Q | A |  |
| Write to CPU shared memory | S.TO | s1, s2, s3, s4, d | Writes data from device memory to the shared memory of the same CPU (which is executing the S.TO instruction). |  | 5 |  | 9.6.1 |
|  | S.TOP |  |  |  | 5 |  |  |
| Read from the shared memory of another CPU | FROM | n1, n2, n3, d | Reads data from the shared memory of another CPU and stores the data in the device memory of the CPU performing the FROM instruction. |  | 5 |  | 9.6.2 |
|  | FROMP |  |  |  | 5 |  |  |
| Automatic refresh of CPU shared memory | COM | - | Performs the automatic refresh of the intelligent function module, general data processing and the multi-CPU shared memory. |  | 1 |  | 6.7.3 |

### 2.8 Dedicated instructions for Q4ARCPU

### 2.8.1 Instructions for mode setting

| Category | Instruction |  | Variables |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

### 2.8.2 Data transfer instructions

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Q | A |  |
| Data tracking instruction | TRUCK | S | Transfer of device memory from the CPU of the control system to the CPU of the standby system |  |  |  | 10.2.1 |
| Buffer memory batch refresh instruction | SPREF | S | Batch transfer of data in and out of the buffer memory of special function modules |  |  |  | 10.2.2 |

### 2.9 Instructions for special function modules

### 2.9.1 Instructions for serial communication modules



### 2.9.2 Instructions for PROFIBUS/DP interface modules

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Q | A |  |
| Reading of data | BBLKRD | „Un", n1, n2, d | Data is read from the buffer memory of a PROFIBUS/DP interface module and stored in the PLC CPU |  |  |  | 11.2.1 |
|  | BBLKRDP |  |  |  |  |  |  |
| Writing of data | BBLKWR | „Un", n1, n2, s | Data stored in the PLC CPU is written to the buffer memory of a PROFIBUS/DP interface module |  |  |  | 11.2.2 |
|  | BBLKWR |  |  | $\square$ |  |  |  |

### 2.9.3 Instructions for ETHERNET interface modules



### 2.9.4 Instruction for MELSECNET/10

| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Q | A |  |
| Pairing setting | PAIRSET | Jn, s1 | Setting of stations for duplex network |  |  |  | 11.4.1 |

### 2.9.5 Instructions for CC-Link



| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Q | A |  |
| Writing to the buffer memory or to the device memory of a CPU (QnA series, System Q) | RIWT | Un, s, d1, d2 | Data is written to the buffer memory of another stations CC-Link module or to the device memory of that stations PLC CPU |  | 8 | - | 11.5.7 |
|  | RIWT_P |  |  |  |  |  |  |
| Reading from an intelligent device station (A series) | RICV | n1, n2, d1, d2, d3 | Data is read with handshake from the buffer memory of an intelligent device station connected to CC-Link |  | - | 29 | 11.5.8 |
|  | RICV_P |  |  |  |  |  |  |
| Reading from an intelligent device station (QnA series, System Q) | RICV | Un, s1, s2, d1, d2 |  |  | 10 | - | 11.5.9 |
|  | RICV_P |  |  |  |  |  |  |
| Writing to an intelligent device station (A-Serie) | RISEND | n1, n2, d1, d2, d3 | Data is written with handshake to the buffer memory of an intelligent device station connected to CC-Link |  | - | 29 | 11.5.10 |
|  | RISEND_P |  |  |  |  |  |  |
| Writing to an intelligent device station (QnA-Serie, System Q) | RISEND | Un, s1, s2, d1, d2 |  |  | 10 | - | 11.5.11 |
|  | RISEND_P |  |  |  |  |  |  |
| Writing to automatic updating buffer memory (A series) | RITO | n1, n2, n3, n4, d1 | Data is moved from the device memory of the PLC CPU to the automatic updating buffer memory of the master station. This data is then transferred to another station connected to CCLink. |  | - | 29 | 11.5.12 |
|  | RITO_P |  |  |  |  |  |  |
| Writing to automatic updating buffer memory (QnA series, System Q) | RITO | Un, n1, n2, n3, d |  |  | 9 | - | 11.5.13 |
|  | RITO_P |  |  |  |  |  |  |


| Category | Instruction | Variables | Meaning | Execution Condition |  |  | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Q | A |  |
| Reading from automatic updating buffer memory (A series) | RIFR | n1, n2, n3, n4, d1 | Data transmitted from another station to the automatic updating buffer memory of the master station is moved to the device memory of the PLC CPU. | $\square$ | - | 29 | 11.5.14 |
|  | RIFR_P |  |  |  |  |  |  |
| Reading from automatic updating buffer memory (QnA series, System Q) | RIFR | Un, n1, n2, n3, d |  | $\square$ | 9 | - | 11.5.15 |
|  | RIFR_P |  |  |  |  |  |  |

## 3 Configuration of Instructions

### 3.1 The structure of an instruction

Most of the instructions consist of an instruction part and a device part. Other instructions do not require a device part and thus only consist of the instruction part.


## Instruction part

The instruction part describes the functions of the instruction.

$$
\text { PLUS } \hat{=} \text { Addition }
$$

## Device part

The device part describes the constants or variables to be specified. The device part can comprise three items: the source of data ( s ), the destination of data (d), and the number ( n ).

### 3.1.1 Source of data (s)

- The data source designates the devices to be processed by the instruction.

For 16-bit instructions the notation of the data source is $s$.
For 32-bit instructions its notation is s+1 and s.

- Within the data source constants or variables can be specified.


## Constants

Constants specify a constant numerical value to be processed by the instruction. This value is constantly set by the user written program and cannot be altered during program execution. It is recommended to index qualify each variable to be used as constant.

## Variables

Variables specify a device storing data to be processed by the instruction (also refer to chapter 3.4).

Before an instruction is executed, the data must be stored in the device. The data stored in variables can be altered during program execution.

### 3.1.2 Destination of data (d)

- The data destination designates the devices to store the data after being processed by the instruction.
For 16-bit instructions the notation of the data destination is d .
For 32-bit instructions its notation is $d+1$ and $d$.
However, some instructions with 2 devices require a value to be processed stored in the data destination d before the instruction is executed. In this case, the result of the operation will be stored in the same device as well.

Example:
The addition instruction for BIN 16-bit data. Here, d first stores data for the operation and then the operation result:


- A device for the storage of data has always to be set as data destination.


### 3.1.3 Number (n)

- The number n specifies how many devices are to be used or how often an instruction is to be executed.

Example:
The BMOV instruction for block data transfer:


Specifies the number of transfers via the BMOV instruction

- The value $n$ may range from 0 to 32767 . If $n$ is specified 0 , the instruction will not be executed.


## $3.2 \quad$ Notation of instructions

From the notation certain characteristics of the instructions can be derived.

### 3.2.1 16/ 32-bit and pulse

SORT 16 bit processing
SORTㅍ 16 bit processing with pulse
DSORT 32 bit processing
르알 32 bit processing with pulse

### 3.2.2 MELSEC and IEC

The GX IEC Developer includes several editors for the instructions:


Within these editors the instructions are represented in different notations.


For the selection of an instruction in the GX IEC Developer this dialog box will appear. Depening on the selected library different instructions can be chosen:
ALL: MELSEC and IEC instructions
Project: Functions and Function Blocks created by the user
Manufacturer: MELSEC instructions
Standard: IEC instructions


For example, this dialog box will appear when the the manufacter library is selected. This listing contains the "adapted" MELSEC instructions.

The functions of the "pure" and "adapted" instructions are identical. Only their notation differs.

## Legend of the extensions within the IEC editor:

| Extension in IEC Editor | Meaning |
| :---: | :--- |
| _M | MELSEC instruction |
| _P_M | Pulse execution of an instruction |
| _MD | Dedicated MELSEC instruction <br> (also refer to chapter 3.3) |
| _P_MD | Pulse execution of a dedicated instruction |
| _K_MD | Use of a constant in a dedicated instruction |
| _K_P_MD | Use of a constant and pulse execution in a dedicated <br> instruction. |
| _S_MD | Dedicated MELSEC instruction for System Q CPUs |
| _P_S_MD | Pulse execution of a dedicated MELSEC instruction for <br> System Q CPUs |

### 3.2.3 Further characteristics of the instruction notation

The table below contains the symbols that represent several functions within the MELSEC editor. The column on the right shows the according instruction names within the IEC editor.

Example:
MELSEC editorIEC editor
LD\$>LD_STRING_GT_M

| MELSEC Editor | IEC Editor |
| :---: | :---: |
| $\$$ | STRING |
| $=$ | EQ |
| $<>$ | NE |
| $<=$ | LE |
| $<$ | LT |
| $>=$ | GE |
| $>$ | GT |
| + | PLUS |
| - | MINUS |
| x | MULTI |
| $/$ | DIVID |

### 3.2.4 Specification of the notation

The chapters 5 through 8 that give a detailed description of the instructions contain illustrations of both editors, i.e. both notations. The header line contains the "pure" MELSEC instruction as it occurs in the MELSEC instruction list.

NOTE The tabular overview at the beginning of each instruction category always represents both notations.

### 3.3 Programming of dedicated instructions

The dedicated instructions are customised instructions that do not only differ in notation from the pure MELSEC instructions. They also require a particular programming technique for the different CPUs.
In order to obtain the functions of the FLOAT_MD instruction as well in the MELSEC editor of an A series CPU a certain procedure is required. In the MELSEC editor the FLOAT_MD instruction has to be programmed in combination with the LEDA, LEDC, LEDR instructions. In the IEC editors the dedicated instructions can be programmed as usual.

## Example:

Programming of the FLOAT_MD instruction (common execution 16-bit)

| MELSEC Instruction List |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: |
| MELSEC | LD M9036 <br> LEDA , FLOAT <br> LEDC , D10 <br> LEDC , D20 <br> LEDR |  | LD M9036 <br> FLOAT_MD D10 , var_D20 |

## Example:

Programming of the FLOAT_P_MD instruction (pulse execution 16-bit, use of a constant in device s)


Refer to the following manuals for further information on the programming of dedicated instructions:

- GX IEC Developer Reference Manual
- Programming Manual (Dedicated Instructions)


### 3.4 Programming of variables

### 3.4.1 Programming with the GX IEC Developer

The majority of instructions besides the instruction part also require a device part with specified variables. These variables contain the values for the execution of the instruction.

According to the selected editor in the GX IEC Developer a different method of programming of the variables is required.

## In the MELSEC editor:

The data registers D100 and D10 can be assigned directly to the variable designation D100 and D10.

The connected PLC automatically detects that the following devices are designated:
D100=D100 and D101
D10=D10, D11, D12, D13
In the IEC editor:
In the IEC editor direct devices can only be entered, if actually only this device is to be designated.

Example: AND D10
Before a DWSUMP_M instruction can be processed, the variables have to be defined in the header of the program organisation unit (POU).

Example: Header of the IEC AWL

var_D100 and var_D10 are entered here as identifiers. The PLC actually does not assign the devices D100 and D10 but inernally allocates free register areas for the variables.

Example: DWSUMP

| DWSUMP | $\begin{gathered} \text { var_D100, } \\ \text { s } \\ \uparrow \\ 32 \text { bit } \end{gathered}$ | $\begin{gathered} 4, \\ n \\ \uparrow \\ 16 \mathrm{bit} \end{gathered}$ <br> or constant | $\begin{gathered} \text { var_D10 }_{\text {d }} \\ \uparrow \\ \text { array } \end{gathered}$ |
| :---: | :---: | :---: | :---: |

The variable var_D100 is of type DINT (32-bit). The variable var_D10 is of type ARRAY. The array contains four 16-bit registers of type INT (also refer to chapter 3.5.2 "Adressing of arrays and registers in the GX IEC Developer").

## Specification of the notation

The designation var_D100 or var_D10 in the screenshots indicate that not direct devices are designated but identifiers. In these cases the variable definition is compulsory! If an instruction can only be programmed over a variable definition this is explicitely noted.

NOTE As identifier any name can be entered (e.g. Motor 1, Indicator). The names var_D100 or var_D10 were selected here for a clear comparison to the programming in the MELSEC editor.

The table of variables at the beginning of any instruction gives an overview of the data types of the devices for each instruction (the example shows the DWSUM instruction 7.5.14).
Variables

| Set Data | Meaning | Data Type |  |
| :--- | :--- | :--- | :--- |
|  |  | MELSEC | IEC |
| s | First number of device storing data to be added. | BIN 32-bit | ANY32 |
| d | First number of device storing result. | BIN 64-bit | Array [1..4] of <br> ANY16 |
| $n$ | Number of data blocks to be added. | BIN 16-bit | ANY16 |

### 3.4.2 Programming with the GX Developer

The data registers D100 and D10 can be assigned directly to the variable designation D100 and D10.

The connected PLC automatically detects that the following devices are designated:
D100=D100 and D101
D10 = D10, D11, D12, D13


### 3.5 Data types

The data type determines the number and processing of bits as well as the value range of the variables.

The following data types exist:

| Data Type |  | Value Range | Number of bits | Applicable type of CPU |
| :---: | :---: | :---: | :---: | :---: |
| BOOL | Boolean | 0 (FALSE), 1 (TRUE) | 1 bit | A series Q series System Q |
| INT | INTEGER | -32.768 through 32.767 | 16 bits |  |
| DINT | Double INTEGER | $\begin{gathered} -2.147 .483 .648 \text { through } \\ 2.147 .483 .647 \end{gathered}$ | 32 bits |  |
| WORD | Bit string 16 | 0 through 65.535 | 16 bits |  |
| DWORD | Bit string 32 | 0 through 4.294.967.295 | 32 bits |  |
| REAL | Floating point number | $3.4+/-38$ (7 digits) | 32 bits |  |
| TIME | Time value | T\#-24d-0h31m23s648.00ms through <br> T\#24d20h31m23s647.00ms | 32 bits | Q series System Q |
| STRING | Character string | max. 50 characters |  |  |

Hierarchy of data types ANY


Hierarchy of data types ANY16 and ANY32


| Data type | Meaning |
| :---: | :---: |
| ANY | Any data type |
| ANY_SIMPLE | Simple data type |
| ANY_NUM | Numeric data type |
| ANY_REAL | Floating point number |
| ANY_INT | Integer data type |
| ANY_BIT | Bit processing data type |
| ANY_16 | Any 16-bit data type |
| ANY_32 | Any 32-bit data type |
| TIME | Time |
| STRING | Character string |
| REAL | Floating point number |
| INT | Integer value |
| DINT | Double integer value |
| BOOL | Boolean value |
| WORD | Word (16 bits) |
| DWORD | Double word (32 bits) |
| ARRAY | Array |

### 3.5.1 Processing of data

## Processing of bit data

A bit device ( $\mathrm{X}, \mathrm{Y}, \mathrm{M}, \mathrm{K}, \mathrm{S}, \mathrm{B}$ or F ) can obtain two states ( $\mathrm{ON}=1$ or $\mathrm{OFF}=0$ ). Its status therefore can be represented by one bit (1 or 0). Bit processing is always performed, if a specified bit device is addressed by the program. For the processing of 16-bit or 32-bit instructions several bit devices are grouped in blocks of 16 or 32 device numbers (i.e. 16 or 32 addresses).

- Usage of bit devices

A bit device (e.g. inputs, outputs, relays) consists of one bit.


- Usage of word devices

The CPUs of the MELSEC A and Q series as well as the system $Q$ support the addressing of each single bit in a word device.


The bits have to be addressed in hexadecimal format. For example, the bit 5 (b5) in D0 is addressed D0.5. Bit 10 in D0 is addressed D0.A.
Single bits of timers, counters, and retentive timers can not be addressed.

| Ladder Diagram | Processing |
| :---: | :---: |
| $\\|^{\mathrm{XO}} \Vdash \underset{\mathrm{EN}}{\mathrm{SET} \mathrm{ENO}_{2}}$ | Bit addressing within a word device. <br> (bit 5 (b5) in D0 is set) |
|  | Bit addressing within a word device. <br> (The status of the contact D0.5 depends on the I/O status of bit 5 in word device D0) |

- Usage of bit blocks

Single bits can be grouped in blocks of four and thus process word data. The detailed description is given in the following sections, "Processing of word data (16/ 32 bits)".

## Processing of word data (16 bits)

## - Usage of bit devices

Bit devices are capable of processing word data provided that the number of bit devices (addresses) is determined. Up to 16 bits can be processed in blocks of 4 bits each. The length of each block (i.e. the digit designation) is determined by K 1 to K 4 .

K1X0 4 addresses from X0 through X3
K2X0 8 addresses from X0 through X7
K3X0 12 addresses from X0 through XB
K4X0 16 addresses from X0 through XF


- Designation of bit blocks for s

The table below shows the range of values processed as source data for the digit designation of source data (s)

| Digit Designation | 16-bit instruction |
| :--- | :--- |
| K1 (4 digits) | 0 to 15 |
| K2 (8 digits) | 0 to 255 |
| K3 (12 digits) | 0 to 4095 |
| K4 (16 digits) | -32768 to 32767 |

The bit addresses not used are set to 0 .


NOTE
For the block by block addressing of bit devices the number of the first bit device (initial device number) can be designated at any random value.

## - Designation of bit blocks for d

The digit designation for the destination data (d) determines the address range the data is to be written to. The bit addresses exceeding the determined address range remain ignored.


## - Usage of word devices

Word devices are determined by an address. This address comprises 16 bits.


## Processing of double word data (32 bits)

## - Usage of bit devices

Bit devices are capable of processing word data provided that the number of bit devices (addresses) is determined. Up to 32 bits can be processed in blocks of 4 bits each. The length of each block (i.e. the digit designation) is determined by K 1 to K 8 .

K1X0 4 addresses from X0 through X3
K2X0 8 addresses from X0 through X7
K3X0 12 addresses from X0 through XB
K4X0 16 addresses from X0 through XF
K5X0 20 addresses from X0 through X13
K6X0 24 addresses from X0 through X17
K7X0 28 addresses from X0 through X1B
K8X0 32 addresses from X0 through X1F


- Designation of bit blocks for s

For a specification of the digit designation the range of the values processed as source data is listed in the table below:

| Digit Designation | 32-bit Instruction |
| :--- | :--- |
| K1 (4 digits) | 0 to 15 |
| K2 (8 digits) | 0 to 255 |
| K3 (12 digits) | 0 to 4095 |
| K4 (16 digits) | -32768 to 32767 |
| K5 (20 digits) | 0 to 1048575 |
| K6 (24 digits) | 0 to 16777215 |
| K7 (28 digits) | 0 to 268435455 |
| K8 (32 digits) | -2147483648 to |

The bit addresses not used are set to 0 .


NOTE $\quad$ For the block by block addressing of bit devices the number of the first bit device (initial device number) can be designated at any random value.

## - Designation of bit blocks for d

The digit designation for the destination data (d) determines the address range the data is to be written to. The bit addresses exceeding the determined address range remain ignored.


## - Usage of word devices

Double word devices comprise two 16-bit devices.
According to the programming software and selected editor double word devices are programmed differently.

- In the MM, and MELSEC editor of the GX IEC Developer

- In the IEC editor of the GX IEC Developer

Before a 32-bit device can be programmed in the IEC editor of the GX IEC Developer, the variables have to be defined in the header of the program organisation unit (POU).
The data types DWORD and DINT are of the 32-bit type.


- In the editor of the GX Developer



## Processing of data of the data type REAL

Data of the REAL type are 32-bit floating point numbers.
Only word devices are capable of storing floating point numbers.
Devices that process floating point numbers in instructions are addressed by the lower 16 bits.
The 32-bit floating point number is stored in two successive 16-bit registers.
If an AnA/AnU CPU is intended to process the data type REAL, the corresponding dedicated instructions must be applied (refer to chapter 3.3, "Programming of dedicated instructions").


NOTE The GX IEC Developer designates the floating point number E $\square$. Instructions processing floating point numbers begin with an $E$.

Two word devices are required for storing a floating point number. Therefore, it is divided into the following components:
Sign character; $2^{[E x p o n e n t]} ;$ Mantissa]
The bit configuration of the registers and their contents are shown in the figure below:


- Sign of the floating point number:The sign is stored in b31.
$0=$ Positive
$1=$ Negative
- Exponent:The n from $2^{\mathrm{n}}$ is binary stored from b23 through b30. The meaning of the binary value n is shown in the following figure.

| b23 to b30 | FFH | FEH | FDH |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $n$ | free | 127 | 126 |  |  |  |  |  |
| $n$ | $81 H$ | $80 H$ | $7 F_{H}$ | $7 E_{H}$ |  | $02 H$ | 01 H | 00 H |
|  | 2 | 1 | 0 | -1 |  | -125 | -126 | free |

Example: If the binary coded value 81 H is stored in b23 to b 30 , then $\mathrm{n}=2$.

- Mantissa:With the 23 bits from b0 through b22 7 digits can be represented binary (XXXXXX or 1, XXXXXX ).

Since the REAL IEC function uses the data type REAL as input/output but the MELSEC instructions use the data type DINT, the following functions are provided to compensate this difference:


The conversion from the IEC data type REAL into the MELSEC data type is performed by the instruction REAL_TO_M_REAL (REAL_TO_M_REAL_E).

The conversion from the MELSEC data type into the IEC data type is performed by the instruction M_REAL_TO_REAL (M_REAL_TO_REAL_E).

Example:For the application of dedicated instructions that process the data type REAL and for IEC instructions the REAL to REAL conversion ist required.


When programming in in GX IEC Developer the BMOV_E instruction can be used to switch off the variable check. No additional code is created.


Any type of data can be specified in s, even arrays are possible. n holds the number of 16 bit data to copy.

### 3.5.2 Addressing of arrays and registers in the GX IEC Developer

## Addressing of 32-bit registers

The addressing of 32 -bit registers (data type DINT, DWORD) requires a variable definition in the header of the program organisation unit (POU).

In the following example the DMOV instruction requires two 16-bit registers for moving one 32-bit data word. For the addressing in the MELSEC editor of the GX IEC Developer only the initial registers (here D10, D20) are designated. Each required second 16-bit register (D11, D21) is addressed automatically by the compiler.

In the IEC editor of the GX IEC Developer instead of the initial register a variable (here var_D10, var_D20) with a specific data type (here DINT (32 bits)) has to be defined in the header of the program organisation unit according to the header of the instruction. For these variables the compiler assigns corresponding addresses internally.


## Addressing of arrays

For the programming of instructions that use an array with array elements as input or output devices (16-bit registers) the variables in the header of the program organisation unit have to be defined according to the header of the instruction.
The individual array elements are addressed by specifying the array and the array element in square parentheses (var_xx[x]).

The figures below show the addressing via arrays for the positioning instruction for rotary tables (ROTC):

| MELSEC Instruction List |  |  |  | Ladder Diagram |  |  | IEC Instruction List |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | LD <br> out <br> LD <br> OUT <br> OUT <br> LD <br> ROTC |  |  | $\left[\\|^{x_{0}}\right.$ |  |  | $\begin{array}{\|l} \hline \text { LD } \\ \text { ST } \\ \text { LD } \\ \text { ST } \\ \text { LD } \\ \text { ST } \\ \text { LD } \\ \text { ROTC_M } \end{array}$ | ```xo val_MO[(0) var_M0[1] *2 val_M0[2] x10 var_D200, 10.2 , var_M0``` |
| Header of the ROTC instruction |  |  |  |  |  |  |  |  |  |
|  | Class |  |  |  | Identifier | Type |  | Initial | Comment |
| 0 VAR_INPUT |  |  |  | d |  | ARRAY [1..3] OF ANY16 |  | 0,0,0 |  |
| 1 | 1 VAR_INPUT |  |  | 3. | n1 | ANY16 | 坏 | 0 |  |
| 2 | 2 VAR_INPUT |  |  | 3 | n2 | ANY16 | 坏 | 0 |  |
|  | 3 VAR_OUTPUT |  |  | $\stackrel{1}{1}$ | d | ARRAY [ $1 . .8$ ] OF BOOL | 파T | 8(FALSE) |  |
| Header of the program organisation unit (POU) |  |  |  |  |  |  |  |  |  |
|  | Class |  |  |  | Identifier | Type |  | Initial | Comment |
| 0 VAR |  |  |  | , | var_D200 | ARRAY [0..2] OF INT | $\stackrel{4}{4}$ | 3(0) |  |
| 1 VAR |  |  |  | $\stackrel{ }{ }$ | var_M0 | ARRAY [0. 7 ] OF BOOL | 4 | 8(FALSE) |  |

You can infer from the header of the ROTC instruction that the input device range sconsists of 3 array elements of the type ANY16 and the output device range consists of 8 array elements of the type BOOL.
In the GX Developer and in the MELSEC editor of the GX IEC Developer for the input/output device ranges s and d only each of the initial devices D200 and M0 is specified. The compiler addresses the registers D200 through D202 for s and M0 through M7 for d.
In the IEC editors arrays must be defined for s and d. The input arrays is defined as var_D200. It consists of 3 array elements (var_D200[0] - var_D200[2]) of the type INT (16-bit integer). The output array d is defined as var_M0. It consists of 8 array elements (var_M0[0] - var_MO[7]) of the type BOOL (bit). For these variables the compiler assigns corresponding addresses internally.

NOTE $\quad$ Arrays can also be addressed variably. In this case instead of the array element number in square brackets any identifier for example [Number] is entered. "Number" must be declared in the header of the program organisation unit. Then a value corresponding to the according array element can be moved to the register "Number".


## Instructions for the array address/ initial address conversion

The instruction set for the conversion of an output array into an initial address of a device range comprises three instructions.

The instruction GET_INT_ADDR converts an output array with array elements of the type INT (16-bit integer) into an initial address of a device range.
The instruction GET_WORD_ADDR converts an output array with array elements of the type WORD (16-bit word) into an initial address of a device range.

The instruction GET_BOOL_ADDR converts an output array with array elements of the type BOOL (bit) into an initial address of a device range.


After the conversion the array elements can be processed as individual devices. Therefore, the variable definition in the header of the program organisation unit is not required.
In the program with the ROTC instruction shown above instead of the array elements var_MO[0] - var_MO[7] the relays M0 through M7 can be used.

The methods of addressing devices in GX Developer and the GX IEC Developer are identical.
These instructions only convert output arrays. Input arrays must be addressed and declared as previously described.

### 3.5.3 Usage of character string data (STRING)

The data string STRING (\$) processes character strings.
Character strings are all entered characters (max. 50 characters) up to the NULL code (00H).

- If the entered character is the NULL code ( 00 H )

For the storage of the NULL code a data word (register) is required.


- If the number of characters contained in the string is even

The storage of character strings with an even number of characters requires a number of data words calculated by the following formula:
(Number of characters / 2) +1
If for example the character string "ABCD" is to be moved to D0, the registers D0 through D1 are required for the string and the register D2 is required for the NULL code indicating the end of string.


- If the number of characters contained in the character string is odd

The storage of character strings with an uneven number of characters requires a number of data words calculated by the following formula:
(Number of characters / 2)
If for example the character string "ABCD" is to be moved to D0, the registers D0 through D2 are required for the character string. The NULL code indicating the end of string is written to the upper byte of D2.


### 3.6 Index qualification

Since the System $Q$ and the $Q$ series differ differ in index qualification from the $A$ series, the characteristics of the CPU types are described separately in chapters 3.6.1 and 3.6.2.
Index qualification is an indirect addressing method of a device through an index register. For the index qualification within a program the device obtains the directly entered device number plus the contents of the index register as adress.

## Usage of the index qualification in the program

The program shown below gives an example of the index qualification. In the first program line the value 1 is assigned to the index register Z0. This register serves as index for D10 in the second program line. Therefore, D0 stores the value of $\mathrm{D} 11(\mathrm{D} 10 Z=\mathrm{D}(10+1)=\mathrm{D} 11)$.

| Ladder Diagram | Explanation |
| :---: | :---: |
|  | The constant 1 is stored in the index register Zo. |
|  | The data from the index register designated Z0 (D10+ZO(1)=D11) are stored under DO. |

The following diagram shows another example for the index qualification clarifying the processing of devices $(Z 0=20, Z 1=5)$.

| Ladder Diagram | Explanation |
| :---: | :---: |
|  | The constant 20 is stored in the index register Z0. |
| $\begin{array}{lrl}  & \text { MOVM } \\ - & \text { EN } & \text { ENO } \\ - & \text { Z1 } \end{array}$ | The constant 5 is stored in the register Z1. |
|  | The constant 100 is indexed ZO $(100+Z 0(20)=120)$ and stored in the register W53 (W53 +Z1(5)=W58) indexed Z 1 . |

## Devices that can be designated by index qualification.

The index qualification can be applied to devices, contacts, and coils. The index registers serve for the indirect addressing of a device and contain a numeric value from -32768 to 32767.

Devices that can not be designated by index qualification.

| Device | Meaning |
| :--- | :--- |
| E | Floating point number |
| $\$$ | Character string |
| $\square . \square$ | Bit addressing of word devices |
| FX, FY, FD | Function devices |
| P | Pointers used as label |
| I | Interrupt pointers used as label |
| Z | Index registers |
| S | Step relays |
| TV, STV | Setting values of timers |
| CV | Nesting levels |
| N | AKKU |
| A0 | AKKU |
| A1 |  |

## Bit data (except AnN)

Devices can as well be index qualified for the digit designation. The block length of the digit designation can not be affected.
Ladder Diagram

### 3.6.1 $\quad$ Special characteristics of the System Q and QnA CPUs

A CPU of the System Q and CPU of the QnA series provides 16 index registers ( $\mathrm{Z0}-\mathrm{Z15}$ ). The following table shows the value ranges of timers and counters that can be designated by index qualification:

| Device | Meaning | Application Example |
| :---: | :---: | :---: |
| TC | Only the registers Z0 and Z1 can be used for addressing timer contacts and coils. |  |
| CC | Only the registers Z0 and Z1 can be used for addressing counter contacts and coils. |  |

NOTE There are no restrictions on the addressing of current values of timers and counters.

| Ladder Diagram | Explanation |
| :---: | :---: |
|  | Setting value of timer (TV). |
|  | supported. <br> Current value of timer (TN). |
|  | Setting value of counter (CV). |
|  | supported. <br> Current value of counter (CN). Index qualification supported. |

Another difference to the A CPUs is the support of index qualification for I/O numbers, buffer memory addresses, network numbers, and device numbers of network modules.

The diagram below shows the designation of I/O numbers and buffer memory addresses in special function modules.


The diagram below shows the designation of network numbers and device numbers of network modules.


NOTE
Refer to the "QnA CPU Programming Manual (Fundamentals)", the "Q CPU (Q mode) User's Manual (Functions/programming fundamentals) and the manuals of the corresponding modules for further information on special function modules or network modules.

### 3.6.2 Special characteristics of the AnA, AnAS, and AnU CPUs

Device numbers within a program can be designated by an index (Z or V).
In the following cases an operation error occurs when processing instructions.

- The address range of the devices is exceeded during index qualification. The constants K and H in this case are omitted.
- The initial address of a device range exceeds the relevant device range during index qualification.

NOTE In order to reduce the processing times, the AnA, AnAS, and AnU CPUs do not verify the device numbers during index qualification. For this reason errors occurring due to index qualification are not acknoledged as processing errors.

If an error occurs due to index qualification device data might be changed unintendedly.
Programs that contain an index qualification therefore must be written with the greatest care!

In combination with an AnA, AnAS or AnU CPU index qualification can also be performed with bit devices used with an LD, OUT or similar instruction.

## Storage of 32-bit data in index registers

32-bit data can be stored in the extended index registers ( Z 1 through Z 6 and V 1 through V6) of an AnA or AnU CPU. The following index registers then must be used in pairs of two:

Z1 and V1
Z2 and V2
Z 3 and V3
Z4 and V4
Z5 and V5
Z6 and V6
Zn contains the lower 16 bits, Vn contains the higher 16 bits. In a 32-bit instruction only the device $Z$ must be designated. If the device $V$ is specified, the program cannot be processed.
32-bit instructions can only be stored in the register pairs listed above. Other combinations are not allowed. If a device in a register pair is used for the index qualification of an instruction, the data in this register are processed as 16-bit data for the index qualification.

### 3.7 Indirect Designation (GX Developer only)

With indirect designation, a device address is stored in a word device. In the sequence program the device address is not directly designated. For operations concerning this device address the word device is used instead.
This method can be used when the index register is insufficient.
The device which contains the device address for indirect designation has the prefix "@". For example, designation of @D100 will make the contents of D100 and D101 the device Address
The address of the device performing indirect designation can be stored in the word device with the ADRSET instruction.

NOTE The ADRSET instruction is not supported by the GX IEC Developer.


A list of devices which are capable of indirect designation is shown below.

| Device Type |  | Indirekte Adressierung | Beispiel zur indirekten Adressierung |
| :---: | :---: | :---: | :---: |
| Internal devices (System, user) | Bit devices | Incapable | - |
|  | Word devices | Capable | @D100 <br> - @ D100Z2 (Index qualification) |
| MELSECNET/10 | Bit devices | Incapable | - |
|  | Word devices | Capable <br> (The ADRSET instruction cannot be used to write the indirect adress) | - @J1\W10 <br> - @J1Z1\W10Z2 (Index qualification) |
| Special function module |  |  | - @U10\G0 <br> - @U10Z1\G0Z2 (Index qualification) |
| Index register Zn |  | Incapable | - |
| File register |  | Capable | - @R0, @ZR20000 <br> - @R0Z1, @ZR20000Z1 (Index qualification) |
| Nesting |  | Incapable | - |
| Pointer |  |  | - |
| Constants |  |  | - |
| Other |  |  | - |

NOTE $\quad$ Refer to the "QnA CPU Programming Manual (Fundamentals)" or the "Q CPU (Q mode) User's Manual (Functions/programming fundamentals) for further information on device names.

NOTE To store an address for indirect designation, two words are used. Therefore, to decrease or increase a stored adress for indirect designation by arithmetic instructions, the addition or subtraction of 32-Bit data is required.
In the following program examples the device which stores the device for indirect designation is incremented and decremented by 32-Bit instructions. By doing so, the address of the device for indirect designation is increased resp. decreased by 1.


### 3.8 Operation errors

In the following cases operation errors occur:

- If the error conditions described under the topic "Operation Errors" for the individual instructions match, an error code is returned.
- If a buffer register is used, but there is no special function module connected to the specified I/O number.
- If a link device is used, but the corresponding network does not exist.
- If a link device is used, but there is no network module connected to the specified I/O number.

NOTE If a file register is specified in the parameters but no memory card (System Q and Q series CPUs only) installed, an error code is returned (2401 = File Set Error).
If a file register is accessed although there are no file registers specified in the parameters, an error code is returned. If the file register is read out, the code "FFFFH" is returned.

### 3.8.1 Verification of the device range

- If instructions use devices with fixed length (MOV, DMOV, etc.), the device range will not be verified.
In those cases where the relevant address range is exceeded the data to be written is written to a vacant register.
If for example, 12 k addresses are designated, there will no error code be returned until the register address D12287 is exceeded.


For an index qualification the device range is not verified either.

- If instructions use devices with variable length, the device range is verified (BMOV, FMOV, and other instructions that designate initial addresses).
In those cases where the relevant address range is exceeded an error code is returned. If for example, 12 k addresses are designated, the error code is only returned after the register address D12287 is exceeded.

| Ladder Diagram | Explanation <br> D12287 and D12288 are designated <br> in this example. <br> However, D12288 does not exist and <br> an error code is returned. |
| :---: | :---: | :---: |

The device range is verified for an index qualification too.
There is no error code returned, if the initial device number exceeds the address range.


Since character strings are of variable lengths the device range is verified. In cases where the corresponding device range is exceeded, an error code is returned. If for example, 12 k addresses are designated, there will no error code be returned until the register address D12287 is exceeded.


- The device range is verified for an index qualification of the direct output (DY).


### 3.8.2 Verification of the device data

## Verification of binary data

- If the operation result exceeds the value range, no error code is returned. The carry flag in this case is not set.


## Verification of BCD data

- Each digit of the BCD values (0 to 9 ) is verified.

If one individual digit exceeds the range of 0 to 9 (A to F), an error code is returned.

- If the operation result exceeds the value range, no error code is returned. The carry flag in this case is not set.


## Verification of floating point numbers

Operation errors occur in the following cases:

- The value of the floating point number becomes 0 .
- The absolute value of the floating point number falls below the value $1.0 \times 2^{-127}$
- The absolute value of the floating point number exceeds the value $1.0 \times 2^{129}$


## Verification of character strings

The device data are not verified.

### 3.9 Execution conditions of the instructions

### 3.9.1 Execution condition

There are 4 different types of execution conditions for the instructions:

- Non-conditional execution

The instructions are executed regardless of the signal status of the devices. Example: LD X0, OUT Y10

- Execution at ON

The instructions are executed as long as the execution instruction is set. Example: MOV, FROM

- Execution at leading edge

The instructions are executed at leading edge (signal status changes from 0 to 1) from the execution condition.
Example: PLS, MOVP

- Execution at trailing edge

The instructions are executed at trailing edge (signal status changes from 1 to 0 ) from the execution condition.
Example: PLF

The vast majority of instructions are of the following two types:

- Execution at ON
- Execution at leading edge from the execution condition

The instruction is executed as long as the execution instruction is set. Such instructions are not particularly indicated.

Example: MOV_M/ MOV


When judging the leading edge from the execution condition the instruction is executed only if the signal state changes from 0 to 1.
Example: MOVP_M/ MOVP


The following example shows the execution of the MOV instruction with the execution condition set ON and the execution at leading edge from the execution condition:


### 3.9.2 EN input and ENO output

All instructions described in this manual are provided in the manufacturer library of the GX IEC Developer. These instructions in addition to the input and output variables provide an EN input and an ENO output.

The figure below shows several MELSEC instructions from the GX IEC Developer manufacturer library:
$\square$

In the IEC standard library nearly all instructions appear twice. They just differ in the suffix "_E". These instructions provide an EN input and an ENO output.
The figure below shows two IEC instructions from the standard library of the GX IEC
Developer:


The following examples show the differing execution of the instruction with and without EN inputs and ENO outputs.
Example 1: Without additional connection
Without additional connection the execution condition of the instruction is permanently set.


Example 2: Connection with a contact
If the EN input is connected with a contact, the instruction is executed if the condition is matched.


Example 3: Connection with an operation result
If the boolean result of an arithmetic operation is connected to the EN input, the instruction is only executed, if the result of the arithmetic operation is TRUE.


Example 4: Connection with the preceding instruction
If the EN input is connected to the ENO output of the preceding instruction, the instructions are only executed, if the condition is matched.


NOTE The ENO output must not compulsorily be connected. The signal at the EN input is loopedthrough to the ENO output. If the EN input is "TRUE", the ENO output is "TRUE" as well.

### 3.10 Number of program steps

In order not to exceed the required memory capacity in the internal memory and ROM or RAM memory of the memory cards and memory cartridges a calculation of the total number of steps in a program is required. In the following sections the calculation of steps for the instructions of the System Q, QnA and A CPUs is described.

### 3.10.1 For a System Q and QnA CPU

The number of steps for an instruction depends on the number of basic steps. Most of the instructions for their execution only require a number of basic steps. The number of basic steps depends on the number of used devices plus 1.
The example below shows the calculation of the number of basic steps for the PLUS instruction:


- The number of program steps for the application of input and output instructions:

The number of program steps for input instructions (LD, LDI, AND, ANI, OR, ORI) depends on the devices used.
If internal devices or file registers (R0 through R32767) are used, the number of steps is 1 . If direct access inputs (DX) are used, the number of steps is 3.

The number of program steps for output instructions (LDP, LDF, ANDP, ANDF, ORP, ORF) depends on the devices used.
If internal devices or file registers (R0 through R32767) are used, the number of steps is 2. If other devices are used the number of steps is 4 .

- The number of program steps for several transfer instructions:

| Devices increasing the <br> Number of Steps | Added Steps | Example |
| :---: | :---: | :---: |
| Devices of special function modules |  | MOV U4\G10 D0 |
| Link devices |  | MOV J3\B20 D0 |
| File registers addressed in series |  | MOV ZR123 D0 |
| 32-bit constants | 1 | DMOV K123 D0 |
| Floating point number as constants |  | EMOV E0.1 D0 |
| Character strings | For an odd number: <br> (number of characters/2)-1 <br> For an even number: <br> Number of characters/2 | \$MOV „123" D0 |

In cases where several of these factors apply the number of steps sums up. If for example, MOV U1\G10 ZR123 is programmed, 1 step is added for the buffer memory and 1 step for the file register addressed in series, resulting in a total of 2 steps.

### 3.10.2 For an AnA, AnAS, and AnU CPU

In combination with an AnA, AnAS or AnU CPU a number of peculiarities has to be considered described in the following section.
The number of steps increases by 1 , if one of the following device numbers listed in the table below (extended range of AnA series) is designated by an instruction.

| Devices | Device Range |
| :--- | :--- |
| Relay M, L, S | 2048 to 8191 |
| Timer T | 256 to 2047 |
| Counter C | 256 to 1023 |
| Link relay B | 400 to FFF |
| Data register D | 1024 to 6143 |
| Link register W | 400 to FFF |

If any device from the extended address range is index qualified by an extended index register, the number of steps also increases by 1.

The figure below shows several examples for the calculation of program steps. The first example shows the configuration of steps for the programming of instructions from the normal address range.

The succeeding examples show the configuration of program steps for the usage of devices from the extended address area.


For an index qualification in a 1 step instruction (e.g. LD or OUT) the number of steps increases by 1.

The examples below show the difference of the programming with or without index qualification. The number of steps even increases by 1 only, if the index qualification is applied with an extended index register (Z1 through Z6, V1 through V6).


## 4 Layout and Structure of the Chapters

This chapter gives an introduction to the chapters 5 through 9 and describes the layout and structure of the explanations to the instructions for the MELSEC A and Q series and the System Q.

The figure below shows that each of the these chapters starts with a table that lists and comments the structure and subdivision of the instructions described in that chapter.

## 6 Application Instructions, Part 1

The application instructions, part 1 comprise instructions that process numerical 16-bit and 32 -bit data, floating point data, and character string data. Commonly, these basic instructions perform comparison and arithmetic operations.

| Instruction | Meaning |
| :--- | :--- |
| Comparison operation instruction | Compares data to data (e.g. $=,>, \geq$ ) |
| Arithmetic operation instruction | Adds, subtracts, multiplies, divides, increments, and <br> decrements BIN and BCD data, floating point data, and <br> BIN block data <br> Links character strings |
| Data corversion instruction | Converts data types (e.g. BCD -> BIN, BIN -> BCD) |
| Data transter instruction | Transmits designated data |
| Program branch instruction | Program jump commands |
| Program execution control instruction | Enables and disables program interrupts |
| Refresh instruction | Refreshes bit devices, links, and I/O interfaces |
| Other convenient instructions | Count 1- or 2-phase input up or down, teaching timer, <br> special function timer, rotary table near path rotation <br> control, , famp signal, pulse density measurement, fixed <br> cycle pulse output, pulse width modulation, matrix input |

Each subdivided topic is described in the following according chapter and illustrated by program examples.

### 4.1 Overview of the instructions

Each subdivided topic starts with a table that lists all individual instructions described in this section. As the figure below shows, all variations of the instructions are represented in MELSEC and IEC editor notation.

### 6.1 Comparison Operation Instructions

Comparison operation instructions compare data values (e.g. equal to $=$, greater than $>$, less than <). Programming the comparison operation instructions is similar to the corresponding basic instructions:
LD, LDI $\Rightarrow$ LD=, LDD=
$\mathrm{AND}, \mathrm{ANI} \Rightarrow \mathrm{AND}=, \mathrm{ANDD}=$
$O R, O R I \Rightarrow O R=, O R D=$

| Function | MELSECInstruction MELSEC Editor | MELSECInstruction IEC Editor | Function | MELSECInstruction MELSEC Editor | MELSECInstruction IEC E IEC Editor |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $=$ <br> equal | LD= | LD_EQ_M | $\leq$less equal | LD<= | LD_LE_M |
|  | AND= | AND_EQ_M |  | AND<= | AND_LE_M |
|  | OR= | OR_EQ_M |  | OR<= | OR_LE_M |
|  | LDD= | LDD_EQ_M |  | LDD<= | LDD_LE_M |
|  | ANDD $=$ | ANDD_EQ_M |  | ANDD<= | ANDD_LE_M |
|  | ORD= | ORD_EQM |  | ORD<= | ORD_LE_M |
|  | LDE= | LD_EEQ_M |  | LDE<= | LD_ELE_M |
|  | ANDE= | AND_EEQ_M |  | ANDE<= | AND_ELE_M |
|  | ORE= | OR_EEQ_M |  | ORE<= | OR_ELE_M |

When using the GX IEC Developer, always choose the IEC instruction when different notations are offered.

### 4.2 The CPU table

The sections describing the instructions start with a table that indicates each CPU (AnS, AnN, AnA, AnAS, AnU, QnA, QnAS, Q4AR, System Q) capable of processing the respective instruction. The capable CPUs are indicated by a black spot.

| Data Conversion Instructions |  |  |  |  | INT, INTP, DINT, DINTP |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 6.3.4 | INT, INTP, DINT, DINTP |  |  |  |  |  |
| CPU | Ans | AnN | AnA(S) | AnU | OnA(S) OAAR | System. |
|  |  |  | ${ }^{1}$ | ${ }^{1}$ | $\bullet$ | $\bullet^{2}$ |
|  | 1 Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions. <br> ${ }^{2}$ Not available for Q00JCPU, Q00CPU and Q01CPU |  |  |  |  |  |

Any particular processing details of a certain CPU are commented in a footnote (e.g. extended instructions, refer to "3.3 Programming of the extended instructions").

### 4.3 Devices MELSEC A

The table "Devices MELSEC A" lists all usable devices that can be used for the internal variables (e.g. s1, s2, d).

| Devices MELSEC A | Usable Devices |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 䂴 |  |  | $\begin{array}{\|l\|} \begin{array}{c} \text { Carry } \\ \text { Flag } \end{array} \\ \hline \text { M9012 } \end{array}$ | Error <br> Flag$\|$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Bit Devices |  |  |  |  |  |  |  | Word Devices (16-bit) |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | Level <br> N |  |  |  |  |  |
|  |  | X | Y | M | L |  | S | B | F | T | c | D | W | R | A0 | A1 | z | $v$ | K | $\left\lvert\, \begin{gathered} \mathrm{H} \\ (16 \mathrm{E}) \end{gathered}\right.$ | P | 1 |  |  |  |  |  |  |
|  | s1 | - | - | - | - |  | - | $\bullet$ | - | $\bullet$ | - | $\bullet$ | - | - | - | $\bullet$ | - | - | $\bullet$ | $\bullet$ |  |  |  | k+ | 5/7 |  |  |  |
|  | s2 | - | - | - | - |  | $\bullet$ | $\bullet$ | $\bigcirc$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |  |  |  | $\stackrel{1}{k}$ | - |  |  |  |
|  | ${ }^{1}$ The number of steps is 7 , provided the index function was started, the digit designation of a bit device is not K4, and the head adress of a bit device is not a multiple of 8 (or 16 for the A3H, A3M, AnA, AnAS and AnU CPU). Refer to chapter "Programming an AnA, AnAS, and AnU CPU" in the Programming Manual for the according number of steps. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

The usable bit and word devices are listed separately. Only the devices indicated by a black spot can be used.
Whether decimal $(\mathrm{K})$ or hexadecimal ( $\mathrm{H}, 16 \#$ ) constants can be processed by the instruction is indicated in the column "Constant".
The column "Pointer" indicates whether the instruction can use pointers $(P)$ and/or interrupt pointers (I).
Whether the instruction can be executed in nesting levels is indicated in the column "Level".
The digit designation (block length) for bit devices available for the instruction is listed in the column "Digit designation". The sample above shows that the instruction can address digit designations from (K1 to K4) 4 to 16 bits.
The number of program steps used is listed in the column "Number of steps".
Whether the instruction can apply an index qualification is indicated in the column "Index".
Whether the instruction can set the carry flag is indicated in the column "Carry Flag".
Whether the instruction can set the error flag is indicated in the column "Error Flag".
Any particular details are commented in footnotes below the table.

### 4.4 Devices MELSEC Q

Under the term "MELSEC Q" all CPUs of the System Q and the QnA, QnAS and Q4AR CPUs are grouped together.

The table "Devices MELSEC Q" lists all usable devices that can be used for the internal variables (e.g. s1, s2, d).
The devices are not listed separately; only a distinction is drawn whether the instruction is capable of designating bit and/or word devices.

| Devices MELSEC Q | Usable Devices |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { Error } \\ & \text { Flag } \end{aligned}$ | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10 Direct J $\quad$ N |  | Special Function Module UपGロ | IndexRegister Zn | $\begin{gathered} \text { Constant } \\ \text { K, H (16 } \end{gathered}$ | Other |  |  |
|  |  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
|  | st | - | - | - | - | - | - | - | - | - | - | 3 |
|  | s2 | $\bullet$ | $\bullet$ | $\bullet$ | - | - | - | - | - | - | - | 3 |

Whether the instruction supports file register access is indicated in the column "File Register". The column "MELSECNET/10 Direct J $\square \square$ " specifies whether the instruction supports read/ write operations of bit and/or word data from/to stations connected to the MELSECNET/10. "J $\square$ " specifies the station number and " $\square$ " the device number.
The column "Special Function Module U $\square \backslash G \square$ " specifies whether the instruction supports read/ write operations of data from/to the buffer memory of an installed special function module. "U $\square$ " specifies the head address of the special function module and "G $\square$ " the buffer memory address.
Whether the instruction can apply an index qualification is indicated in the column "Index Register Zn ".
Whether decimal $(\mathrm{K})$ or hexadecimal ( $\mathrm{H}, 16 \#$ ) constants can be processed by the instruction is indicated in the column "Constant K, H (16\#)".
The column "Other" specifies whether the instruction uses any other devices and constants. Whether the instruction can set the error flag is indicated in the column "Error Flag".
The number of program steps used is listed in the column "Number of steps".
Any particular details are commented in footnotes below the table.

### 4.5 Representation format of the instruction

### 4.5.1 Representation in the GX IEC Developer

The device tables are followed by the representation format of the instruction in the GX IEC Developer.
The figure below from the left to the right shows the representation of the instruction LD_EQ_M in the MELSEC editor (MELSEC instruction list) and in the IEC editor (ladder diagram and IEC instruction list).


### 4.5.2 Representation in the GX Developer

The representation format for the instruction in the GX IEC Developer is followed by the representation format of the instruction in the GX Developer.
$\square$

### 4.6 Variables

The table of variables lists all internal variables of the instruction.

| Variables | Set Data | Meaning | Data Type |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | MELSEC | IEC |
|  | s | s+0: Measurement of table rpm (internal use only). | BIN 16-bit | Array [1..3] of ANY16 |
|  |  | $\mathrm{s}+1$ : Number of position. |  |  |
|  |  | s+2: Number of sector. |  |  |
|  | n1 | Number of sectors (divisions) on table (2 to 32767). |  | ANY16 |
|  | n2 | Number of low speed sectors (0 to nt). |  | ANY16 |
|  | d | d+0: A-phase input signal. | Bit | $\begin{aligned} & \text { Array [1..8] } \\ & \text { of Bool } \end{aligned}$ |
|  |  | d+1: B-phase input signal. |  |  |
|  |  | d+2: Zero position detection input signal. |  |  |
|  |  | d +3 : High speed forward output signal (internal use only). |  |  |
|  |  | d+4: Low speed forward output signal (internal use only). |  |  |
|  |  | d +5 : Stop output signal (internal use only). |  |  |
|  |  | d +6 : High speed reverse output signal (internal use only). |  |  |
|  |  | d+7: Low speed reverse output signal (internal use only). |  |  |

The column "Meaning" describes the functions of the devices and device elements.
The column "Data Type" lists the data types of the devices. Provided that there are differences between the data types of the MELSEC and the IEC editor, these are listed as well. Refer to the chapters "3.4 Programming of variables" and "3.5 Data types" for further details on variables.

### 4.7 Functions

The section "Functions" describes the functions of the instruction in detail.
The figure below shows the description of the functions of the LDF/LDP instruction.

## Functions Pulse operation start <br> LDP leading edge <br> LDF trailing edge

Similar to the LD and LDI instructions, these instructions designate contacts specified by bit or word devices. The result of the LDP instruction is 1 , if the addressed bit of the device changes from 0 to 1 (leading edge). The result of the LDF instruction is 1 , if the addressed bit of the device changes from 1 to 0 (trailing edge). As single instruction the LDP instruction executes the same function as a PLS instruction and with the input condition at leading edge generates a pulse output.
The program example on the left shows a ladder diagram applying an LDP instruction. The example on the right does not apply an LDP instruction.


### 4.8 Notes

The section "NOTE" points out particular details, errors, and sources of malfunction in the programming of the instruction.

```
NOTE The MEP and MEF instructions will occasionally not function properly when pulse conversion is applied to contacts that are indexed by a subroutine or by a FOR/NEXT instruction. In this case, the \(E G P / E G F\) instruction has to be applied.
The MEP/MEF instruction operates with the operation results immediately prior to the MEP and MEF instructions. For this reason, an AND instruction should be usedat the same position. The MEP and MEF instructions cannot be used at the \(L D\) or OR position.
```


### 4.9 Operation Errors

The description of the operation errors mainly refers to the error codes of the $Q$ series and the System Q (see "11.1 Table of error codes; Q00J, Q00 and Q01CPU and "11.2 Table of error codes; Q series and System Q"). For information on the error codes of the A series refer to the chapters "11.3 Table of error codes; A series (except AnA and AnAS)" and "11.4 Table or error codes; AnA and AnAS CPUs".

The figure below shows the operation errors of the DELTA-/DELTAP instruction.

## Operation

Errors
In the following cases an operation error occurs and the error flag is set:

- The number of output designated by $d$ exceeds the output range (error code: 4101).


### 4.10 Program Examples

The program examples given at the end of each section primarily contain programs for the $Q$ series and the System $Q$.
The program examples are programmed in the representation format of the MELSEC instruction list, the ladder diagram and the IEC instruction list. For a clearer description in many cases graphical illustrations were added.
The figure below shows a program example of the instructions LD, AND, OR, and ORI.


In the following figure a program example for the RBMOVP instruction is shown. The representation of the instructions is that of the GX Developer.


## 5 Sequence Instructions

Sequence instructions，besides conventional instructions to program input and output con－ tacts，also include program jump commands，block connection instructions and bit shift instruc－ tions，master control，program termination and other instructions．These are the fundamental instructions for programming the MELSEC series．

The following table shows the division of the fundamental instruction set：

| Instruction | Meaning |
| :--- | :--- |
| Input instruction | Operation start， <br> series and parallel connection of contacts． |
| Connection instruction | Series and parallel block connection， <br> storage and processing of operation results， <br> inversion of operation results， <br> conversion of operation results into pulses， <br> setting of edge relays． |
| Output instruction | Bit devices，counter and timer contacts， <br> output，setting，and resetting of annunciators， <br> setting and resetting of devices， <br> leading edge and trailing edge output， <br> bit device output inversion， <br> generating pulses． |
| Shift instruction | Shifting bit devices． |
| Master control instruction | Setting and resetting single parts of a program． |
| Termination instruction | End of a part of program， <br> end of sequence and routine programs． |
| Miscellaneous instructions | Sequence program stop， <br> no operation． |

NOTE
The following table，besides the MELSEC instructions in the different editors，also contains the according IEC instructions：

| MELSEC Instruction |  |  |  | IEC Instruction in IEC Editor |
| :---: | :---: | :---: | :---: | :---: |
| in MELSEC Editor | in IEC Editor |  |  |  |
|  | Instruction List | Ladder Diagram |  |  |
| LD | － | $\downarrow$－ | － | LD |
| LDI | － | $\downarrow$ ト | － | LDN |
| AND | － | －】 | － | AND |
| ANI | － | $-\rrbracket \longmapsto$ | $\sim$ | ANDN |
| OR | － | －】 | － | OR |
| ORI | － |  | － | ORN |
| LDP | LDP＿M | － | － | － |
| LDF | LDF＿M | － | － | － |
| ANDP | ANDP＿M | － | $-_{-\mathrm{N}^{\text {ANDP }} \mathrm{MNO}}^{\mathrm{ENO}}$ | － |


| MELSEC Instruction |  |  |  | IEC Instruction in IEC Editor |
| :---: | :---: | :---: | :---: | :---: |
| in MELSEC Editor | in IEC Editor |  |  |  |
|  | Instruction List | Ladder Diagram |  |  |
| ANDF | ANDF_M | - | $\begin{aligned} & -\mathrm{EN}^{\text {ANDF } \mathrm{M}_{\mathrm{ENO}}}-\mathrm{s} \\ & -\mathrm{s} \end{aligned}$ | - |
| ORP | ORP_M | - | $\begin{aligned} & \quad \text { ORPM } \\ & -\quad \text { EN } \\ & -\mathbf{S} \end{aligned}$ | - |
| ORF | ORF_M | - |  | - |
|  |  |  |  |  |
| ANB | - |  | - | AND ( ) |
|  |  |  |  |  |
| ORB | - | $L_{1}^{1} \vdash \mid \vdash \underbrace{(0)}$ | - | $\begin{aligned} & \text { OR ( } \\ & \cdots \\ & \hline \end{aligned}$ |
|  |  |  |  |  |
| MPS | MPS_M | $\ldots \\| \vdash()$ | $\begin{array}{r} \quad \text { MPS } \underset{\text { EN }}{ } \\ -E N O \end{array}$ | - |
| MRD | MRD_M | $\square 11()$ | $\begin{gathered} \text { MRDMM } \\ -E N \text { ENO } \\ \hline \end{gathered}$ | - |
| MPP | MPP_M | $\square 1 \longmapsto()$ | $\underset{-E N P P M}{\text { ENO }}$ | - |
|  |  |  |  |  |
| INV | INV_M | $-\\|!$ | $-\mathrm{EN}^{\text {INVM } \text { ENO }_{\text {EN }}}$ | NOT |
|  |  |  |  |  |
| MEP | MEP_M | - | $\begin{array}{r} \text { MEPM M } \\ -E N O \\ \hline \end{array}$ | - |
| MEF | MEF_M | - | ${ }^{\text {MEFF M }}$ | - |
|  |  |  |  |  |
| EGP | EGP_M | - |  | - |
| EGF | EGF_M | - | $-\mathrm{EN}^{\text {EGF M M }} \begin{array}{r} \text { ENO } \\ \mathrm{d} \\ \hline \end{array}$ | - |
|  |  |  |  |  |
| OUT | OUT_M | -()- | - EN ${ }_{\text {OUTM M M }}^{\text {ENO }}$ d ${ }_{\text {d }}$ | ST |
| OUT T | TIMER_M | - |  | - |
| OUT TH | TIMER_H_M | - |  | - |
| OUT C | COUNTER_M | - | COUNTER_M - ENO - CCoil - CValue | - |
|  |  |  |  |  |
| SET | SET_M | - (s) - |  | S |
| RST | RST_M | -(R)- | - ENRSTM M <br> ENO <br> d | R |


| MELSEC Instruction |  |  |  | IEC Instruction in IEC Editor |
| :---: | :---: | :---: | :---: | :---: |
| in MELSEC Editor | in IEC Editor |  |  |  |
|  | Instruction List | Ladder Diagram |  |  |
| PLS | PLS_M | - | $- \text { EN } \begin{gathered} \text { PLS.M } \\ \text { ENO } \\ d \end{gathered}$ | R_TRIG ${ }^{1}$ |
| PLF | PLF_M | - |  | R_TRIG - ${ }^{1}$ |
|  |  |  |  |  |
| FF | FF_M | - |  | - |
| CHK | CHK_M | - | $-\mathrm{EN}_{\mathrm{ENK}}^{\mathrm{CHO}}$ | - |
| DELTA | DELTA_M | - | $- \text { EN } \begin{gathered} \text { DELTAM } \\ \text { ENO } \\ \mathrm{d} \end{gathered}$ | - |
|  |  |  |  |  |
| SFT | SFT_M | - | $-{ }^{\text {ESTTM }} \stackrel{\text { ENO }}{\text { EN }}$ | SHL/SHR |
|  |  |  |  |  |
| MC | MC_M | - |  | - |
| MCR | MCR_M | - |  | - |
|  |  |  |  |  |
| FEND | FEND_M | - |  | $\bullet^{2}$ |
| END | END_M | - | -END ENO $^{\text {ENO }}$ | $\bullet^{2}$ |
|  |  |  |  |  |
| STOP | STOP_M | - | $-\mathrm{EN}^{\text {STOP }}$ - $\mathrm{ENO}^{\text {M }}$ | - |
| NOP | - |  | - | - |

[^1]
### 5.1 Input Instructions

### 5.1.1 LD, LDI, AND, ANI, OR, ORI

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

## Devices

 MELSEC A
${ }^{1}$ Refer to section "Programming an AnA, AnAS, and AnU CPU" in the Programming Manual for the according number of steps.

## Devices

MELSEC Q

${ }^{1}$ The number of steps varies:

- Using an internal device or using file registers R0 to R32767: 1 step
- Using direct access inputs (DX): 2 steps
- Using other devices: 3 steps

GX IEC Developer


## GX <br> Developer



Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | Devices used as connections. | bit |

## Functions Operation start

## LD Load (normally open contact)

LDI Load inverse (normally closed contact)
Every operation starts with an LD (LoaD) or an LDI ((LoaD Inverse) instruction. The LD instruction specifies an NO contact (normally open) and the LDI instruction specifies an NC contact (normally closed). The device designated by the instruction is the input condition (operation result) for the following instruction.

## Series connection

AND of NO contacts
ANI of NC contacts
Contacts are connected in series via an AND instruction as NO contact or via an ANI instruction as NC contact.

Both commands are logical connections and must not be programmed at the beginning of an operation.

## Parallel connection

OR of NO contacts
ORI of NC contacts
Parallel connection of contacts is established via an OR instruction as NO contact or via an ORI instruction as NC contact. The device designated by the instruction sets the operation condition for the following instruction.
Both commands are logical connections and must not be programmed at the beginning of an operation.

NOTE The devices designated by the instructions can also be word devices. In this case, the condition of a specified bit is read as contact ( $Q$ series and System Q only).
Word devices are designated in hexadecimal code. Bit b11 in DO for example is designated as DO.OB (Q series and System Q only).

For further information on addressing bits in word devices refer to chapter "Configuration of Instructions" (Q series and System Q only).

## Program

LD, AND, OR, ORI

## Example 1

The following program shows series and parallel connections of contacts. Bit 5 (b5) in D0 is also read as contact.

| MELSEC Instruction List |  |  | Ladder Diagram |  | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | $\begin{aligned} & \text { LD } \\ & \text { or } \\ & \text { on } \\ & \text { out } \\ & \hline \end{aligned}$ | $\begin{aligned} & x_{3}, 5 \\ & x_{0.5} \\ & x_{3} \end{aligned}$ |  | $\underbrace{r 33}$ | $\begin{aligned} & \text { Lo } \\ & \text { OR } \\ & \text { OR } \\ & \text { ST } \end{aligned}$ | $\begin{aligned} & x_{3} .5 \\ & 0.0 \\ & x_{5} \\ & y 33 \end{aligned}$ |
| melsec | $\begin{aligned} & \text { LN } \\ & \text { AND } \\ & \text { OR } \\ & \text { OUT } \end{aligned}$ | $\begin{aligned} & x_{51} \\ & m 11 \\ & x_{5} \\ & y_{34} \end{aligned}$ |  |  | $\begin{aligned} & \text { LD } \\ & \hline \text { AND } \\ & \text { ORN } \\ & \text { ST } \end{aligned}$ | $\begin{aligned} & x_{5}^{5} \\ & \text { M11 } \\ & x 8 \\ & Y 34 \end{aligned}$ |
| $0 \longdiv { b 1 5 - - - - - - - - - - b 5 - - - - b 0 }$ |  |  |  |  |  |  |

Program
Example 2
LD, LDI, AND, ANI, OR
The following program shows combined connections. Some contact points are connected via ORB and ANB instructions. Bits (b1 and b4) in D6 are read as contacts.

$\begin{array}{ll}\text { Program } & \text { LD, AND, ANI } \\ \text { Example } 3 & \text { The following program outputs operation results of devices at Y35 through Y37. }\end{array}$


### 5.1.2 LDP, LDF, ANDP, ANDF, ORP, ORF

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

## Devices

 MELSEC Q|  | Usable Devices |  |  |  |  |  |  |  |  | Error | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | FileRegiste | MELSECNET/10 Direct J $\square \square$ |  | Special Function | Index Register | Constant | Other |  |  |
|  | Bit | Word |  | Bit | Word | Module U $\square$ G $\square$ |  | K, H (16\#) | DX |  |  |
| s | $\bigcirc$ | $\bullet$ | $\bigcirc$ | $\bullet$ | $\bullet$ | - | - | - | $\bullet$ | - | $\stackrel{2}{1}$ |

${ }^{1}$ The number of steps varies:

- Using an internal device or using file registers R0 to R32767: 2 steps
- Using direct access inputs (DX): 3 steps
- Using other devices: 4 steps

GX IEC
Developer


GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | Devices used as connections. | bit |

## Functions Pulse operation start

LDP leading edge
LDF trailing edge
Similar to the LD and LDI instructions, these instructions designate contacts specified by bit or word devices. The result of the LDP instruction is 1 , if the addressed bit of the device changes from 0 to 1 (leading edge). The result of the LDF instruction is 1 , if the addressed bit of the device changes from 1 to 0 (trailing edge). As single instruction the LDP instruction executes the same function as a PLS instruction and with the input condition at leading edge generates a pulse output.

The program example on the left shows a ladder diagram applying an LDP instruction. The example on the right does not apply an LDP instruction.


## Pulse series connection

## ANDP leading edge

ANDF trailing edge
The ANDP instruction connects a contact in series with a contact specified by a bit or word device. This contact has the condition 1, if the addressed bit of a device changes from 0 to 1 .
Using an ANDF instruction the specified contact has the condition 1, if the addressed bit of a device changes from 1 to 0 .

Pulse parallel connection
ORP leading edge
ORF trailing edge
The ORP instruction connects a contact in parallel to a contact specified by a bit or word device. This contact has the condition 1 , if the addressed bit of a device changes from 0 to 1.
Using an ORF instruction the specified contact has the condition 1, if the addressed bit of a device changes from 1 to 0 .

| Device specified by <br> ANDP/ORP Instruction | Result of <br> ANDP/ORP <br> Instruction | Device specified by <br> ANDF/ORF Instruction | Result of <br> ANDF/ORF <br> Instruction |
| :---: | :---: | :---: | :---: |
| Bit Device/Word Device |  | Bit Device/Word Device |  |
| $0 \rightarrow 1$ | 1 | $0 \rightarrow 1$ | 0 |
| 0 | 0 | 0 |  |
| 1 |  | 1 | $1 \rightarrow 0$ |

NOTE Word devices are designated in hexadecimal code. Bit b11 in D0 for example is designated as DO.OB.

## Program

ORP
Example
With leading edge from X0 or by setting (leading edge) bit 10 (b10) in data register D0, the following program executes a MOV instruction.


### 5.2 Connection Instructions

### 5.2.1 ANB, ORB

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices
MELSEC A

| Usable Devices |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { ㅈㅡㅡ } \\ & \text { 트 } \end{aligned}$ | Carry <br> Flag | Error <br> Flag |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit Devices |  |  |  |  |  |  | Word Devices (16-bit) |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | Level <br> N |  |  |  |  |  |
| X | Y | M | L | S | B | F | T | C | D | W | R | AO | A1 | Z | V | K | $\underset{(16 \#)}{\mathrm{H}}$ | P | I |  |  |  |  | M9012 | M9010 M9011 |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 1 |  |  |  |

Devices MELSEC Q


GX IEC Developer

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List <br> (IEC Instruction) |  |
| :---: | :---: | :---: | :---: |
| MELSEC |  |  |  |
| ANB |  |  | ANDC <br> $\ldots$ |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :---: | :---: | :---: |
| - | - | - |

## Functions Ladder block series connection

## ANB Block series connection

The ANB instruction (AND block) connects two or more parallel connection blocks in series and supplies an operation result for the following operations.
If more than two blocks are connected in series, after each parallel block an ANB instruction has to be programmed.

The ANB connection is an independent instruction and does not require any device.
Within one program the ANB instruction can be applied any number of times.

If more than two blocks are connected consecutively, the number of ANB instructions is limited to 15 (= 16 blocks) with a QnA, AnA, AnAS or AnU CPU and to 7 ( $=8$ blocks) with all other CPUs. Exceeding these limits results in malfunction.

## Ladder block parallel connection

## ORB Block parallel connection

The ORB instruction (OR block) connects two or more series connection blocks in parallel and supplies an operation result for the following operations.
If more than two blocks are connected in parallel, after each series block an ORB instruction has to be programmed.

For block parallel connections designating one contact only an OR or ORI instruction has to be set.


The ORB connection is an independent instruction and does not require any device. Within one program the ORB instruction can be applied any number of times.

If more than two blocks are connected consecutively, the number of ANB instructions is limited to 15 (= 16 blocks) with a QnA, AnA, AnAS or AnU CPU and to 7 (= 8 blocks) with all other CPUs. Exceeding these limits results in malfunction.

## Program Example

ANB, ORB
The following program connects the parallel connection block of X0 and X2 in series with the parallel connection block of X 1 and X 3 . The result is connected in parallel with the series connection of X4 an X5.


### 5.2.2 MPS, MRD, MPP

NOTE These instructions should not be used within the IEC editors.

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

## Devices

 MELSEC A

Devices MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { Error } \\ & \text { Flag } \end{aligned}$ | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | FileRegister | MELSECNET/10 Direct J $\square \square$ |  | Special <br> Function Module | $\begin{gathered} \text { Index } \\ \text { Register } \\ \mathbf{Z n} \end{gathered}$ | $\begin{aligned} & \text { Constant } \\ & \mathrm{K}, \mathrm{H}(16 \#) \end{aligned}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| - | - | - | - | - | - | - | - | - | - | - | 1 |

GX IEC Developer


GX Developer


Variables

| Set Data | Meaning | Data Type |
| :---: | :--- | :---: |
| - | - | - |

## Functions Operation result processing

## MPS Store operation result (memory push)

The MPS instruction stores the operation result preceding the MPS instruction.
Using a QnA, AnA, AnAS or AnU CPU, up to 16 consecutive MPS instructions per network can be programmed. With all other CPUs this limit is 12 instructions. If an MPP instruction is set between two MPS instructions, this limit is reduced by one.

## MRD Read operation result (memory read)

The MRD instruction reads stored operation results via an MPS instruction. The following operation executed depends on the reading result.

## MPP Read and clear operation result (memory pop)

The MRD instruction reads stored operation results via an MPS instruction. The following operation executed depends on the reading result. Then the result is cleared.

The MPS, MRP and MPP instructions are independent instructions and do not require any device.
In ladder programming mode the MPS, MRD and MPP instructions are not displayed explicitly. Whether connections are of the MPS, MRD or MPP type depends on the structure of the ladder diagram.
The example on the left shows a ladder diagram applying MPS, MRD or MPP instructions. The example on the right shows a ladder diagram without MPS, MRD or MPP instructions.


The number of MPS instructions in a program must equal the number of MPP instructions.
If the number of MPS instructions exceeds the number of MPP instruction a NOP instruction is set instead of the MPP instruction and the course of the program is changed accordingly.
If the number of MPP instructions exceeds the number of MPS instructions the logical sequence of the program is suspended. In this case, the program execution is not proceeded and the CPU returns an error message.

## Program <br> MPS, MRD, MPP

## Example 1

The following program illustrates the use of instructions for programming combined connections.


Program
Example 2

MPS, MRD, MPP
The following program illustrates the programming of instructions that output interim results in a series connection.

MELSEC Instruction List

|  | LD | xo |
| :---: | :---: | :---: |
| MELSEC | MPS |  |
|  | AND | X1 |
|  | MPS |  |
|  | AND | 12 |
|  | MPS |  |
|  | AND | $\times 3$ |
|  | AND | $\times 4$ |
|  | OUT | Y40 |
|  | MPP | Y41 |
|  | OUT | Y41 |
|  | OUT | Y42 |
|  | MPP OUT |  |
|  | OUT | Y43 |
|  | OUT | Y44 |



### 5.2.3 INV

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

Devices MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | Error Flag | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | FileRegister | MELSECNET/10 Direct J $\square \square$ |  | Special <br> Function | Index Register | Constant | Other |  |  |
|  | Bit | Word |  | Bit | Word | $\begin{aligned} & \text { IVodule } \\ & \text { U } \square \backslash \mathrm{G} \square \end{aligned}$ | Zn |  | U |  |  |
| - | - | - | - | - | - | - | - | - | - | - | 1 |

GX IEC Developer


GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :---: | :---: | :---: |
| - | - | - |

## Functions Operation result inversion

## INV Inversion instruction

The INV instruction inverts the operation result preceding the INV instruction.
If the result is 1 before the operation it will be 0 afterwards.
If the result is 0 before the operation it will be 1 afterwards.

Program The following program inverts the status of X 0 and outputs the inverted signal at Y 10 . Example


### 5.2.4 MEP, MEF

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

Devices MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | Error Flag | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | FileRegister | MELSECNET/10 Direct |  | Special Function Module U $\square \mathbf{G} \square$ | IndexRegister$Z n$ | Constant K, H (16\#) | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  | U |  |  |
| - | - | - | - | - | - | - | - | - | - | - | 1 |

GX IEC Developer

|  |  | Ladder Diagram |
| :---: | :---: | :---: |
| MELSEC Instruction List | IEC Instruction List |  |
| MELSEC | MEP | MEP_M......... |
|  |  |  |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :---: | :---: | :---: |
| - | - | - |

## Functions Operation result into pulse conversion

## MEP Pulse generation at leading edge of operation result

The MEP instruction is used in cases where the applied instructions cannot output operation results as specified pulse output. The MEP instruction is set after the according instruction and generates one output pulse, when the input signal changes from 0 to 1 (at leading edge). The next pulse is generated when the input is at leading edge once again.

## MEF Pulse generation at trailing edge of operation result

The MEF instruction is used in cases where the applied instructions cannot output operation results as specified pulse output. The MEF instruction is set after the according instruction and generates one output pulse, when the input signal changes from 1 to 0 (at trailing edge). The next pulse is generated when the input is at trailing edge once again.

These two instructions are especially suitable for multiple contacts connections. For example, multiple NO contacts (normally open contacts) connected in series would maintain the operation result 1 if they were all closed. If a relay was set by this operation result, it could not be reset. With a MEP instruction connected in series with these NO contacts the relay could be reset because the instruction outputs one pulse only, if the series connection result of all contacts changes from 0 to 1 .


The MEP and MEF instructions will occasionally not function properly when pulse conversion is applied to contacts that are indexed by a subroutine or by a FOR/NEXT instruction. In this case, the EGP/EGF instruction has to be applied.

The MEP/MEF instruction operates with the operation results immediately prior to the MEP and MEF instructions. For this reason, an AND instruction should be used at the same position. The MEP and MEF instructions cannot be used at the LD or OR position.

Program
Example

MEP
With leading edge from the series connection result at X 0 and X 1 , the following program sets the relay MO.


### 5.2.5 EGP, EGF

CPU

Devices
MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { Error } \\ & \text { Flag } \end{aligned}$ | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | FileRegister | $\begin{gathered} \hline \text { MEL } \\ \text { Dir } \end{gathered}$ | $\mathrm{ET} / 10$ | Special Function | Index | Constant | Other |  |  |
|  | Bit | Word |  | Bit | Word | Uप\ロ |  |  | U |  |  |
| d | ${ }^{1}$ | - | - | - | - | - | - | - | - | - | 1 |

${ }^{1} \mathrm{~V}$ only
GX IEC
Developer


GX
Developer


## Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $d$ | Edge relay, storing the operation result. | bit (V only) |

## Functions Setting of edge relays

## EGP Setting an edge relay with leading edge of an operation result

The EGP instruction sets the edge relay (V) depending on the operation result of the preceding instruction. If the result changes from 0 to 1 , the edge relay is set. On all other conditions of the EGP instruction, for example, changing from 1 to 0 or remaining at condition 1 or 0 the edge relay is not set.

## EGF Setting an edge relay with trailing edge of an operation result

The EGP instruction sets the edge relay (V) depending on the operation result of the preceding instruction. If the result changes from 1 to 0 , the edge relay is set. On all other conditions of the EGP instruction, for example, changing from 0 to 1 or remaining at condition 0 or 1 the edge relay is not set.

The EGP and EGF instructions are applied in subroutines or programs placed within FOR/NEXT instructions and operating with addressing via index registers (index qualification).
The EGP and EGF instructions can be used like an AND instruction.

## Program Example

EGP
The following program first resets the index register Z 0 to 0 and then calls the subroutine UP1 (1). With leading edge XOZO is set to X0 and VOZO is set to V0. Further, DOZO is set to D0 and incremented by 1 .
After returning, the index register ZO stores 1, and the subroutine is called again (2). With leading edge from $\mathrm{X} 1, \mathrm{~V} 1$ is set and D1 is incremented.


### 5.3 Output Instructions

### 5.3.1 OUT

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices
MELSEC A

${ }^{1}$ In general, 1 step. Exception: 3 steps for programming internal relays or annunciators as a device for the OUT instruction. Refer to section "Programming an AnA, AnAS and AnU CPU" in the Programming Manual for the according number of steps.
${ }^{2}$ Index qualification only supplied with AnA, AnAS or AnU CPUs.
Devices MELSEC Q

${ }^{1}$ Except T,C,F
${ }^{2} 1$ step using internal devices, 2 steps using direct access outputs DY, 3 steps using any other devices (incl. serial number access file registers).

GX IEC Developer


GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| d | Number of device to be set (1) or reset (0). | bit |

## Functions Output instruction

## OUT Setting instructions for outputs

An output is set depending on the preceding input condition.
Several OUT instructions can be programmed in parallel following an input condition.
The operation result of an OUT contact can be used as input condition for the following program steps as NO contact (normally open) or NC contact (normally closed).

| Input Condition | OUT Instruction |  |  | If Bit of Word Device <br> is designated |
| :---: | :---: | :---: | :---: | :---: |
|  | Output Contact | Contact Type |  | Designated Bit |
|  |  | NO Contact | NC Contact |  |
| 0 | OFF | Non-continuity | Continuity | 0 |
| 1 | ON | Continuity | Non-continuity | 1 |

Operation See Programming Manual, part 1.

## Errors

## Program

## Example 1

## OUT

The following program shows the programming of an OUT instruction using bit devices as outputs (Y33 through Y35).

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | LD OUT LD OUT OUT |  |  | LSD | $\chi_{5}$ 733 $\times 38$ $Y_{34}$ $Y_{35}$ |

## Program

Example 2
OUT
The following program shows the programming of an OUT instruction using bits of the word device D0 as outputs (bits b5 through b7).


### 5.3.2 OUT T, OUTH T

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

## Devices

MELSEC A

${ }^{1}$ Time setting
${ }^{2}$ Refer to section "Setting values of extension timers and counters" in the Programming Manual for an AnA, AnAS or AnU CPU.

${ }^{1}$ T only
${ }^{2}$ Time setting
${ }^{3}$ Except T and C
${ }^{4}$ Specification of time settings by decimal constants (K) only. Hexadecimal constants cannot be read.

GX IEC
Developer


GX
Developer

| -1 | ( Set value ${ }^{\text {( }} \mathrm{j}$ ) |
| :---: | :---: |
| - | $\stackrel{H}{-(T(d)}$ Set value |

## Variables

## Functions Setting timers

## OUT T Low speed timer ( 100 ms )

OUTH T High speed timer ( 10 ms )
If the input condition of an $\operatorname{OUT}(\mathrm{H}) \mathrm{T}$ instruction is set, the timer contact is being set (1) and remains set for a specified time. This time is designated directly by a constant or variably by the value in a data register.
The operation result of the OUT(H) T contact is programmed as input condition in one (or several) following program step(s) like a common NO (normally open) or NC (normally closed) contact.
After the specified time has passed (actual value $=$ setting value) the succeeding input contact is set.

Several OUT(H) T instructions can be programmed succeeding one single input condition.

| Timer as Output Contact |  | Timer as Input Condition |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Type | Contact <br> Condition | Actual Value | Contact Condition before <br> time setting passed | Contact Condition after <br> time setting passed |  |  |
|  |  |  | NC contact | NO contact | NC contact |  |
| 100 ms | OFF | 0 | Non-continuity | Continuity | Non-continuity | Continuity |
| 10 ms |  |  |  |  |  |  |
| 100 ms <br> retentive | OFF | Actual value <br> maintained | Non-continuity | Continuity | Continuity | Non-continuity |
| 10 ms <br> retentive |  |  |  |  |  |  |

The operation result of a retentive timer is maintained until it is reset via an RST instruction.
A timer cannot process negative time settings (-32768 to -1). A time setting of 0 would be processed as 1.

The execution of the OUT(H) T instruction performs as follows:
The timer coil designated by $d$ is set or reset.
The according timer contact is set or reset.
The time settings are refreshed.
If a program jumps to an $\operatorname{OUT}(\mathrm{H}) \mathrm{T}$ instruction while it is executed, the contact conditions and timer settings are maintained.

If one instruction is executed repeatedly within one cycle, the value of the repetitions is refreshed.

Designation of counter coils and contacts via index registers (index qualification) can only be achieved with the index registers Z0 and Z1.

NOTE $\quad$ The register for the timer setting must not be designated indirectly!
Please refer to chapter A.3.4 for more informations about timers.

## Program

## Example 1

## OUT T

10 seconds after setting $X 0$, the following program sets the outputs $Y 10$ and $Y 14$. A low speed timer ( 100 ms ) is used.


Program Example 2

OUT T
The following program reads the time setting via the inputs X10 to X1F in BCD data format. With leading edge from X0 BCD data is converted into BIN data first and stored in D10. After setting X2 the time setting is read. After the set time has passed Y15 is set. A low speed timer $(100 \mathrm{~ms})$ is used.


## Program

Example 3

OUTH T
250 ms after setting X10 the following program sets the output Y 10 . A high speed timer ( 10 ms ) is used.


### 5.3.3 OUT C

## CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

## Devices

MELSEC A

${ }^{1}$ Count setting
${ }^{2}$ Refer to section "Setting values of extension timers and counters" in the Programming Manual for an AnA, AnAS or AnU CPU.

## Devices

MELSEC Q

${ }^{1} \mathrm{C}$ only
${ }^{2}$ Count setting
${ }^{3}$ Except T and C
${ }^{4}$ Specification of count settings by decimal constants (K) only. Hexadecimal constants cannot be read.
GXIEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | C(d) <br> Set Malue |  | COUNTER_M CC(d). Set Value |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| d | Number of counter. | bit |
| Set value | Count setting. | BIN 16-bit |

## Functions Setting counters

## OUT C Counter

If the input condition for an OUT C instruction is set, the actual value of the counter is increased by 1 .
The operation result of the OUT C contact is programmed as input condition in one (or several) following program step(s) like a common NO (normally open) or NC (normally closed) contact.
After the counter has reached the setting value the succeeding input contact is set.
If the input condition of the OUT C instruction remains set, the counting operation is not proceded. Therefore, the counter does not require pulse input.
After completion of the counter operation the count setting and operation result can only be reset via an RST instruction.
If the extension counters C256 to C1023 are used with an AnA, AnAS or AnU CPU, refer to the section "Setting values of extension timers and counters" in this Programming Manual.
A counter cannot process negative count settings ( -32768 to -1 ). A count setting of 0 would be processed as 1.
Designation of counter coils and contacts via index registers (index qualification) can only be achieved with the index registers Z 0 and Z 1 .

NOTE The register for the count setting must not be designated indirectly!
Please refer to chapter A.3.5 of this manual for more information about counters.

## Program

OUT C
Example 1
After X 0 has been set for 10 times, the following program sets Y 30 and if X 1 is set resets Y 30 .


## Program

OUT C

## Example 2

The following program sets the setting value in C 10 to $10(\mathrm{DO}=10)$ with leading edge from XO , and to 20 ( $\mathrm{D} 0=20$ ) with leading edge from X1. If X3 is set, the counter starts counting and sets Y30 when it reaches the setting value in D0.


### 5.3.4 OUT F

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices
MELSEC A

${ }^{1}$ In general, 1 step. Exception: 3 steps for programming internal relays or annunciators as device for the OUT instruction. Refer to section "Programming an AnA, AnAS, and AnU CPU" in the Programming Manual for the according number of steps.
${ }^{2}$ Index qualification only supplied with AnA, AnAS or AnU CPUs.

## Devices MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | Error Flag | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | FileRegister | MELSECNET/10 Direct J $\square \square$ |  | Special Function Module U $\square$ G $\square$ | IndexRegister Zn | Constant K, H (16\#) | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| d | - | - | - | - | - | - | - | - | - | - | 4 |

${ }^{1} \mathrm{~F}$ only
GX IEC Developer


GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $d$ | Number of annunciator to be set. | bit (F only) |

## Functions Output of annunciators

## OUT F Annunciator (Q series and System Q)

If the input condition of an OUT F instruction is set, the annunciator is set and the following operations are performed:
The number of annunciator is displayed on the LED display of the CPU (Q3A and Q4AR), and the "USER" LED lights up.

The numbers of set annunciators are stored in the special registers SD64 through SD79.
The value in SD63 is incremented by 1.

If special register SD63 stores the value 16, i.e. 16 numbers of set annunciators are stored, no further numbers are stored in the range of SD64 through SD79.

If an annunciator is reset via an OUT instruction, the reading on the LED display, the condition of the "USER" LED, and the content of the special registers SD63 through SD79 are maintained.

Annunciators, registers, and displays are cleared via the RST F instruction.

## OUT F Annunciator (A series)

If a program sets an annunciator (F), the ERROR LED and the according LED displays on the CPU module light up. The number of set annunciators is stored in a special register. Refer to the Programming Manual, part 1 for further details.

Annunciators must not be set via an OUT instruction, because in that case the LED error display does not correspond to the contact condition of the output instruction. To avoid this, an annunciator should be set via the SET instruction. Setting an annunciator via an OUT instruction also leads to a reset of the annunciator if the input condition is reset. The LED displays the condition of the ERROR LED, and the content of the special registers are maintained.

## Program

## Example

 (Q series)
## OUT F

If $X 0$ is set, the following program sets the annunciator $F 7$. The number 7 is stored in the registers SD64 through SD79. The value in register SD63 is incremented by 1 (i.e. 1 number of annunciator stored).


[^2]
### 5.3.5 SET

## CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - |  |  | $\bigcirc$ |

## Devices

 MELSEC A
${ }^{1}$ The number of steps is 3 , if internal relays, link relays, or annunciators ( $M, B, F$ ) are set via the SET instruction, or if an internal relay or any word device is reset.
${ }^{2}$ Index qualification only supplied with AnA, AnAS, or AnU CPUs.

## Devices

MELSEC Q

${ }^{1} 1$ step using internal devices, 2 steps using direct access outputs DY or SFC blocks (BL), 3 steps using any other devices (incl. serial number access file registers), 4 steps using timers ( $T$ ) or counters (C).

GXIEC Developer


GX
Developer $\square$

Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| d | Number of bit device (output contact) to be set / word device bit designation. | bit |

## Functions Setting of devices

## SET Set instruction

The SET instruction consists of a SET command followed by a number (address) of device d to be set.
After execution of the input condition the SET instruction and the number of device $d$ are set or the designated bit of a word device is set to 1 .
If the input condition is reset once again, the set device remains set. A device can be reset via the RST instruction.


## Program

## Example 1

## SET

If $X 8$ is set, the following program sets the output $Y 8 B$. If $X 9$ is set, $Y 8 B$ is reset.

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| melsec |  |  |  |  |  |

## Program

Example 2
SET
If X 8 is set, the following program sets bit 5 (b5) in D0 from 0 to 1 . If X 9 is set, this bit is reset.


### 5.3.6 RST

## CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - |  |  | 0 |

## Devices

 MELSEC A
${ }^{1}$ The number of steps is 3 , if internal relays, link relays, or annunciators ( $M, B, F$ ) are set via the SET instruction, or if an internal relay or any word device is reset.
${ }^{2}$ Index qualification only supplied with AnA, AnAS, or AnU CPUs.
Devices MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  |  | Error Flag | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | FileRegister | MELSECNET/10 Direct J $\square$ |  | Special Function Module U $\square$ G $\square$ | $\begin{gathered} \text { Index } \\ \text { Register } \\ \mathrm{Zn} \end{gathered}$ | $\begin{aligned} & \text { Constant } \\ & \mathrm{K}, \mathrm{H}(16 \#) \end{aligned}$ | Other |  |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  | BL | DY |  |  |
| d | $\bigcirc$ | $\bigcirc$ | $\bullet$ | $\bigcirc$ | - | $\bigcirc$ | $\bigcirc$ | - | - | - | - | 2 |

GX IEC Developer


GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| d | Number of bit device (output contact) to be reset / word device bit designation. | bit ${ }^{1}$ |

${ }^{1}$ A special function of the RST_M instruction is the capability to reset entire word devices. Thus, less steps are required than using a MOV instruction with the constant KO.

## Functions Resetting devices

## RST Reset instruction

The RST instruction consists of an RST command followed by a number (address) of device d to be reset.

After execution of the RST instruction input and output contacts of bit devices are switched off ( 0 ), actual values of timers and counters ( $\mathrm{T}, \mathrm{C}$ ) are reset to 0 and the according contacts are switched off, the designated bit of a word device is reset to 0 , and the content of word devices is reset to 0 .

In the following diagram the function of the RST instruction is identical to that of the MOV instruction on the right. X10 serves as RST input.


## Program <br> Example 1

RST
With leading edge from $\mathrm{X0}$, the following program stores the content at X 10 through X 1 F in the data register D8. If X 5 is set, the content of D8 is reset to 0 .


## Program

## Example 2

## RST T, C

The following program illustrates resetting of retentive timers and counters. In the first program step T225 is set, if X4 has been set for 30 minutes ( 18000 seconds). In the second program step C23 counts the number of times T225 is set. If this timer is set for 16 times (setting value of $\mathrm{C} 23=16$ ) the output Y 55 is set. If X 5 is set, the counter will be reset to 0 .


### 5.3.7 SET F, RST F

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

## Devices

MELSEC A

${ }^{1}$ Index qualification only supplied with AnA, AnAS, or AnU CPUs.


GX
Developer $\square$

## Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $d$ (SET) | Number of annunciator to be set. | bit (F only) |
| $d$ (RST) | Number of annunciator to be reset. | bit (F only) |

## Functions Setting and resetting of annunciators (Q series and System Q)

## SET F Set instruction

The SET F instruction consists of a SET command followed by a number (address) of device d to be set. After execution of the input condition, the SET instruction and the designated device number $d$ are set. The SET instruction outputs a pulse to set an annunciator.

The following procedures are executed:
The number (address) of the annunciator is displayed on the LED display of the CPU (Q3A and Q4AR), and the "USER" LED lights up.

The numbers (addresses) of set annunciators are stored in the registers SD64 through SD79. The value in SD63 is incremented by 1.

If special register SD63 stores the value 16, i.e. 16 numbers of set annunciators are stored, no further numbers are stored in the range of SD64 through SD79.

## RST F Reset instruction

The RST F instruction consists of an RST command followed by a number (address) of device d to be reset.

After execution of the input condition the RST instruction is set and the designated device number is reset. The output signal resetting an annunciator is a pulse.
The number of a reset annunciator is cleared from the registers SD64 through SD79 and the value in register SD63 is decremented by 1. If the value in the register SD63 was 16 and annunciators are cleared from this register via an RST F instruction then those annunciator numbers are stored that could not be stored before. These annunciator numbers are stored in the cleared registers within SD64 through SD79.

If the value in special register SD63 is decremented to 0 and all annunciators are reset, LED display and "USER" LED turn off.
In the diagram below F30 is set in a first step (1) but cannot be registered because there are 16 numbers already stored. In a second step (2) F90 is reset. Thus, in a third step (3) F30 can be stored in SD79 because the other stored annunciators are shifted up by one cleared register (SD65).


## Setting and resetting of annunciators (A series)

## SET F/ RST F Set / reset instruction

If an annunciator $F$ is set or reset via the SET/RST instruction, the according LED displays, the condition of the error LED on the CPU, and the content of the according special register change. Annunciators are set or reset by pulse signals.

Program
Example
SET F/ RST F (Q series and System Q)
If X 1 is set, the following program sets the annunciator F 11 . The number 11 is stored in the registers SD64 through SD79 and the value in SD63 is incremented by 1 (1). Then, if X2 is set, the annunciator F 11 is reset. The number 11 is cleared from the special registers SD64 through SD79 and the value in SD63 is decremented by 1 (2).


### 5.3.8 PLS, PLF

CPU

| AnS | AnN | AnA (S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - |  |  | $\bigcirc$ |

Devices
MELSEC A

${ }^{1}$ Refer to section "Programming an AnA, AnAS, and AnU CPU" in the Programming Manual for the according number of steps.
${ }^{2}$ Index qualification only supplied with AnA, AnAS, or AnU CPUs.
Devices
MELSEC Q


GXIEC Developer

| MELSEC Instruction List |  | Ladder Diagram$-\mathrm{EN}^{\mathrm{PLS} \text { ENO }}$ | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC |  |  | PLS_M | ${ }^{\text {d }}$ |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| d | Device of which the output signal is converted into a pulse. | bit |

## Functions Leading edge and trailing edge output

## PLS Output at leading edge

The PLS instruction consists of the PLS command followed by the number of device $d$ to be set.
The PLS instruction (pulse) with leading edge from the input condition sets a device for one program scan. If the designated device is already set, this device will be reset for one program scan.

${ }^{1}$ One scan

If the RUN/STOP key switch on the CPU unit is set to STOP while a PLS instruction is executed, the PLS instruction will not be executed further on after the switch is set back to RUN even if the input condition is still set.

${ }^{1}$ END processing
${ }^{2}$ RUN/STOP switch of the CPU switched from RUN to STOP
${ }^{3}$ RUN/STOP switch of the CPU switched from STOP to RUN
${ }^{4}$ One scan of PLS M0

If a latch relay is designated by a PLS instruction, and the power is turned OFF while a latch relay is set, after turning ON the power again the designated latch relay is set for one scan.

## PLF Output at trailing edge

The PLF instruction consists of the PLF command followed by the number of device d to be set.
The PLF instruction with trailing edge from the input condition sets a device for one program scan. If the designated device is already set, this device will be reset for one program scan.

${ }^{1}$ One scan

If the RUN/STOP switch of the CPU unit is set to STOP while a PLS instruction is executed, the PLS instruction will not be executed further on after the switch is set back to RUN even if the input condition is still set.

NOTE The device d designated by a PLS or PLF instruction remains set for more than one program scan if a CJ or similar instruction was applied to jump to the PLS or PLF instruction and the part of program was not executed.

Program
Example 1

PLS
With leading edge from X9, the following program sets the internal relay M9 for one program scan.

${ }^{1}$ One scan

Program
Example2

PLF
With trailing edge from X 9 , the following program sets the internal relay M9 for one program scan.

${ }^{1}$ One scan

### 5.3.9 FF

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

Devices MELSEC Q


GX IEC Developer

| MELSEC Instruction List |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: |
| MELSEC | FF | $-\mathrm{ENF}_{-\mathrm{E}}^{\mathrm{FF}-\mathrm{MD}} \mathrm{ENO}$ | FF_MD |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| d | Number of bit device or designated bit of word device to be inverted. | bit |

## Functions Bit device output inversion

## FF Inversion of bit output device

The FF instruction inverts the operation condition of the device designated by d with leading edge at the input of the FF instruction. The device can be a bit device or a specified bit of a word device. If the condition of the output device is set (1) it will be reset ( 0 ) after inversion. If the condition of the output device is reset (0), it will be set (1) after inversion.

Program
Example 1

FF
With leading edge from X 9 , the following program inverts the output condition of Y10.


Program
Example 2
FF
With leading edge from X9, the following program inverts bit 10 (b10) of D10.


### 5.3.10 CHK

## CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - |  |  |  |  |  |

Devices
MELSEC A

${ }^{1}$ Device d2 does not affect program execution (dummy device).
GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC | $\mathrm{CHK}$ |  |  |  |

Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| d1 | Number of bit device of which the output signal is reversed. | bit |
| d2 | Dummy device. | bit |

## Functions Bit device output reverse (A series)

## General notes

The CHK instruction varies in function depending on the operation mode. In direct I/O control mode (except AnA and A2C CPUs) the CHK instruction performs a failure check. Using an AnS or AnN CPU in refresh I/O control mode the CHK instruction reverses the operation condition of an output device (flip-flop).

## CHK Bit device output reverse

A complete CHK instruction consists of the CHK command, a device d1 of which the operation condition is to be reversed, and a dummy device d2.
If the input condition of the CHK instruction is set, the operation condition of the device designated by the CHK instruction is reversed. After resetting and setting the input condition once again the designated device is reset to its initial condition.
Although d2 is only a dummy device, it has to be specified (see table of usable devices). If a bit device is specified for d2, the digit has to be specified with K1 through K4. Any value can be specified because it is dummy data. The device d2 can be used freely for other purposes.
The CHK instruction described here, is only executed in refresh mode.
The reversal of the operation condition of an output device must maintain for at least one program scan time.

## Program <br> CHK

Example
With leading edge from X 5 , the following program reverses the output condition of Y10.


### 5.3.11 DELTA, DELTAP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

## Devices

 MELSEC Q|  | Usable Devices |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { Error } \\ & \text { Flag } \end{aligned}$ | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | FileRegister |  | ET/10 | Special Function | Index Register | Constant | Other |  |  |
|  | Bit | Word |  | Bit | Word | $\begin{aligned} & \text { Module } \\ & \text { U } \square \square \square \square \end{aligned}$ |  |  | DY |  |  |
| d | - | - | - | - | - | - | - | - | - | SMO | 2 |

GX IEC Developer


GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| d | Number of direct access output to generate pulse at. | bit $\mathbf{a}^{\mathbf{1}}$ |

${ }^{1}$ direct access outputs only

## Functions Generating pulses at direct access outputs

## DELTA Pulse conversion of contacts

The DELTA instruction generates a pulse at a direct access output (DY) designated by d, i.e. the output is set for a certain time only.

If the output designated by the DELTA instruction is DYO, the executed function is identical to that of the SET/RST instruction (see diagram).

The DELTA(P) instruction is used by commands for leading edge execution in special function units.


Operation
In the following cases an operation error occurs and the error flag is set:

Program
DELTAP
Example
With leading edge from X20, the following program presets CH 1 of the AD61 output unit mounted at slot 0 of the main base unit. The preset value 0 is stored at addresses 1 and 2 of the AD61 buffer memory. The DELTAP instruction outputs the preset instruction at DY11.


### 5.4 Shift Instructions

### 5.4.1 SFT, SFTP

## CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

## Devices

 MELSEC A
${ }^{1}$ Refer to section "Programming an AnA, AnAS, and AnU CPU" in the Programming Manual for the according number of steps.
${ }^{2}$ Index qualification only supplied with AnA, AnAS, or AnU CPUs.

## Devices

 MELSEC Q
${ }^{1}$ Except T and C
GXIEC
Developer


GX
Developer $\square$

Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $d$ | Number of device to be shifted. | bit |

## Functions Shift instruction

## SFT Shifting bit devices

The SFT instruction shifts devices by one bit. Devices are only shifted via the SFT instruction, if the input condition is set (leading edge).
The instruction shifts the condition of a device (specified by $\mathrm{d}-1$ ) to the destination address d . The condition of the device with the lower address $d-1$ is reset. The shifted number of device can be set via the SET instruction.

If several SFT instructions are applied consecutively, the program starts from the device with the higher number.

The program below sets the internal relay M10 if X 2 is set $(2,3)$. The condition of M 10 (1) is shifted via the SFT P instruction within the shift range (1).

2

| M15 M14 M13 M12 M11 M10 M9 M8 |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |
| 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |
|  |  |  |  |  |  | 1 |  |
| 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |
| 0 | 0 | 0 | 1 | 0 | , | 1 | 0 |
| 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 |
| 0 |  |  |  |  | - | 1 |  |
|  | 0 | 1 | 0 | 0 | 0 | 1 | 0 |

If bits in word devices are shifted, the condition (0/1) of the bit $\mathrm{d}-1$ is shifted to d . The bit $\mathrm{d}-1$ is reset after the SFT instruction. In the following illustration bit 5 (b5) in D0 is shifted. Bit 4 (b4) is reset after execution of the instruction.


## Program Example

SFT
With leading edge from X 8 , the following program shifts the condition of Y 57 to Y 5 B . With leading edge from X 7 , Y57 is set.


### 5.5 Master Control Instructions

### 5.5.1 MC, MCR

NOTE These instructions should not be used within the IEC editors.

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

## Devices

 MELSEC A
${ }^{1}$ Index qualification only supplied with AnA, AnAS, or AnU CPUs.
${ }^{2}$ The number of steps for the MC instruction is 5 and for the MCR instruction is 3 . Refer to section "Programming an AnA, AnAS, and AnU CPU" in the Programming Manual for the according number of steps.

## Devices

 MELSEC Q
${ }^{1}$ The number of steps is 2 for the MC instruction and 1 step for the MCR instruction.

GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram$\begin{aligned} & \quad \text { MCMM } \\ & -E N E N O \\ & -\mathrm{n}^{*} \quad \mathrm{D} \end{aligned}$ | IEC Instruc |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | n d |  | MC_M | n.d |

GX
Developer $\square$

Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $n$ | Level of nesting (A series = N0 - N7, Q series and System Q = N0 - N14). | Nesting |
| $d$ | Number of device to set nesting. | bit |

## Functions Setting and resetting master control

## General notes

The MC instruction is applied to create highly efficient ladder switching sequence programs. After setting the input condition, the program part between the destination d and the MCR instruction is executed. The master control regions are distinguished by nesting (NO through N7 for the A series, and N0 through N14 for the Q series and the System Q).
Since the GX IEC Developer Software does not allow a vivid programming of the MC/MCR instruction, here the ladder diagrams of the GX Developer Software are shown as an illustration.
The ladder diagram illustrates the function of the MC instruction. If the input X0 is reset, the program part in level 1 (designated by N 1 ) is skipped (1). If X0 is set, the program part from N1 to the MCR instruction is executed (2).
When programming in the ladder mode, it is not necessary to input MC contacts on the vertical bus. These are displayed automatically.


## MC Activating indicated program parts

The MC instruction is the start instruction for master control to process a specified program part. If the input condition of the MC instruction is set, the devices between the MC and the MCR instruction are processed regularly.
The devices between the MC and the MCR instruction are even processed after the input condition of the MC instruction is reset. Therefore, the program scan time in this case is not decreased. When the input condition is reset, the devices between the MC and the MCR instruction are processed as follows:
\(\left.$$
\begin{array}{|c|c|}\hline \text { Devices } & \text { Processing } \\
\hline 10 \mathrm{~ms} \text { timer } \\
100 \mathrm{~ms} \text { timer }\end{array}
$$ \quad \begin{array}{c}Count value setting is reset to 0 . <br>

Input and output contacts are reset (0).\end{array}\right]\)| Count value setting and condition of input contacts |
| :---: |
| remained. Output contact is reset (0). |

NOTE If an instruction that does not require any input condition (e.g. FOR/NEXT, EI, DI) is placed between the MC and MCR instructions, this instruction is executed by the PLC without regard to the input condition of the MC instruction.

For one MC instruction, identical nesting levels n are allowed, provided that different numbers (addresses) of devices are set.

After setting the MC instruction the device designated by $d$ is set. If this device is designated as input condition elsewhere in the program, the contacts are processed as double contacts and set or reset in parallel. Therefore, the device designated by d should not be used within other instructions.

## MCR Deactivating indicated program parts

The MCR instruction resets the MC instruction and indicates the end of the program part for master control.

The MCR instruction must not be set via an input contact.

Notes on programming nesting numbers (addresses):
The Q series and the System Q provides 15 nesting levels from N0 to N14; the A series provides 8 nesting levels from N0 to N7. The first master control region designated by the MC instruction has to start with the lowest nesting address and the first MCR instruction has to start with the highest nesting address. If nesting addresses are designated in a different order, the nesting levels $(1,2)$ are not processed accurately by the PLC. The following diagram illustrates this case.


If several MCR instructions are progammed consecutively, the program can be shortened by placing one MCR instruction only with the lowest nesting address to finish all MC program parts.


## Program <br> Example

MC, MCR
The MC instruction designates a nesting address $N$ to specify the nesting level. Nesting addresses can be designated within N0 to N14 for the Q series and the System Q, or within N0 to N7 for the A series respectively.
The nesting addresses determine the execution sequence of MC program parts. The following program illustrates designation of different execution levels by nesting addresses. For better comprehensibility the GX Developer ladder diagram is shown:


In addition the GX IEC Developer ladder diagram is shown:


### 5.6 Termination Instructions

### 5.6.1 FEND

NOTE This instruction should not be used within the IEC editors.

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

Devices MELSEC A


Devices MELSEC Q


GX IEC Developer

| MELSEC Instruction List |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: |
| MELSEC | FEND | $- \text { EN }^{\text {FENDM }} \text { ENO }$ | FEND_M |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :---: | :---: | :---: |
| - | - | - |

## Functions End of main routine program

## FEND End of program branches

The FEND instruction specifies the end of a program branch. This branch can either be a main routine program or a subroutine program.
After execution of the FEND instruction the program jumps to the END instruction. The execution of internal processes like timer/counter processing or CPU self-diagnostics check begin at program step 1 again.
The program example on the left shows the termination of program branches invoked via the CJ (conditional jump) instruction.

After execution of the $C J$ instruction the invoked program part is executed up to the next FEND instruction. Without execution of the $C J$ instruction the program jumps back to program step 0 after the next FEND instruction.

The program example on the right shows the execution of the FEND instruction in order to split a main routine program from a sub-routine or interrupt program.

${ }^{1}$ Main routine program
${ }^{2}$ Subroutine program
${ }^{3}$ Interrupt program

NOTE
In the instruction list of the GX Developer the FEND instruction has to be programmed by the user. After this program organization unit has been processed no further one will be executed because it would follow the FEND instruction.

Alternatively to this programming the IEC editor can be used. In that case the FEND instruction would be set by the GX IEC Developer compiler automatically.

## Operation In the following cases an operation error occurs and the error flag is set:

## Errors

- The FEND instruction is executed after a CALL, FCALL, ECALL, or EFCALL instruction and before a RET instruction ( $Q$ series and System $Q=$ error code 4211).
- The FEND instruction is executed after a FOR instruction and before a NEXT instruction (Q series and System Q = error code 4200).
- The FEND instruction is executed during an interrupt program and before an IRET instruction ( Q series and System Q = error code 4221).
- The FEND instruction is executed after a CHKCIR instruction and before a CHKEND instruction (Q series and System Q = error code 4230).
- The FEND instruction is executed after an IX instruction and before an IXEND instruction ( Q series and System $\mathrm{Q}=$ error code 4231).


### 5.6.2 END

NOTE $\quad$ This instruction should not be used within the IEC editors.

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  | - |  | $\bigcirc$ |

## Devices

 MELSEC A

Devices MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | Error | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | FileRegister | MELSECNET/10 Direct J■ |  | Special Function Module UП\Gロ | Index Register Zn | $\begin{aligned} & \text { Constant } \\ & \text { K, H (16\#) } \end{aligned}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  | U |  |  |
|  | - | - | - | - | - | - | - | - | - | SM0 | 1 |

GX IEC Developer

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: |
| MELSEC |  |  |
|  | END |  |

GX
Developer $\square$

Variables

| Set Data | Meaning | Data Type |
| :---: | :--- | :---: |
| - | - | - |

## Functions End of sequence program

## END End of sequence program

The END instruction specifies the end of a program. Executing the END instruction the program jumps back to program step 0.

${ }^{1}$ Sequence program

The END instruction cannot be applied in a program routine. A program routine is terminated by the FEND instruction.
If the END instruction is missing in a program an error message is returned when starting the program, and the program execution is terminated by the PLC. Without the END instruction operation errors even occur, if the capacity of a subprogram is set by parameters.
The following diagram illustrates appropriate programming of the END and FEND instruction:


[^3]NOTE The FEND instruction will be set by both the GX IEC Developer and the GX Developer automatically.

Operation In the following cases an operation error occurs and the error flag is set:
Errors

- The jump destination of a CJ, SCJ, or JMP instruction is allocated after the END instruction.
- A subprogram or interrupt routine allocated after the END instruction is called.
- The END instruction is executed after a CALL, FCALL, ECALL, or EFCALL instruction and before a RET instruction ( $Q$ series and System $Q=$ error code 4211).
- The END instruction is executed after a FOR instruction and before a NEXT instruction ( $Q$ series and System $Q=$ error code 4200 ).
- The END instruction is executed during an interrupt program and before an IRET instruction ( Q series and System Q = error code 4221).
- The END instruction is executed after a CHKCIR instruction and before a CHKEND instruction ( $Q$ series and System Q = error code 4230).
- The END instruction is executed after an IX instruction and before an IXEND instruction ( Q series and System Q = error code 4231).


### 5.7 Miscellaneous Instructions

### 5.7.1 STOP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | 0 | 0 | 0 |

## Devices

 MELSEC A

Devices MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { Error } \\ & \text { Flag } \end{aligned}$ | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | FileRegister | MELSECNET/10 Direct J■N |  | Special Function Module | $\begin{gathered} \text { Index } \\ \text { Register } \\ \mathrm{Zn} \end{gathered}$ | $\begin{aligned} & \text { Constant } \\ & \text { K, H (16\#) } \end{aligned}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  | U |  |  |
| - | - | - | - | - | - | - | - | - | - | SM0 | 1 |

GX IEC Developer

| MELSEC Instruction List |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: |
| MELSEC | STOP | $-\mathrm{EN}^{\text {STOP_M }} \mathrm{ENO}^{2}$ | STOP_M |

GX
Developer $\square$

Variables

| Set Data | Meaning | Data Type |
| :---: | :---: | :---: |
| - | - | - |

## Functions Sequence program stop

## STOP Stop instruction

If the input condition of the STOP instruction is set, all outputs $(\mathrm{Y})$ are reset and all operations of the PLC are terminated. The STOP instruction has the same function as the STOP position of the RUN/STOP key switch on the CPU.

On execution of the STOP instruction by a Q series or System Q CPU the 5th through the 8th bit (b4 through b7) in special register SD203 store the binary value 3.

${ }^{1}$ Binary value 3

On execution of the STOP instruction by an A series CPU the 9th bit (b8) in special register D9015 is set (1).

${ }^{1}$ Bit is set (1)

In order to restart the operation of the PLC the RUN/STOP switch has to be switched to STOP and then to RUN again.
Switching the RESET switch to LATCH CLEAR after execution of the STOP instruction does not affect the content of the buffer memory. In order to clear the buffer memory the RUN/STOP switch has to be switched to STOP first and then the RESET switch to L.CL. (LATCH CLEAR).

## Operation Errors

## Program <br> Example

In the following cases an operation error occurs and the error flag is set:

- The END instruction is executed after a CALL, FCALL, ECALL, or EFCALL instruction and before a RET instruction ( Q series and System Q = error code 4211).
- The END instruction is executed after a FOR instruction and before a NEXT instruction (Q series and System Q = error code 4200).
- The END instruction is executed during an interrupt program and before an IRET instruction ( Q series and System Q = error code 4221).
- The END instruction is executed after a CHKCIR instruction and before a CHKEND instruction (Q series and System Q = error code 4230).
- The END instruction is executed after an IX instruction and before an IXEND instruction ( Q series and System $\mathrm{Q}=$ e error code 4231).


## STOP

If X 8 is set the following program terminates operation. All following program steps are executed after switching the RUN/STOP switch to STOP and to RUN again.


### 5.7.2 NOP

## CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  | $\bigcirc$ |  | $\bigcirc$ |

Devices
MELSEC A


Devices
MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | Error Flag | Numberof steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | FileRegister | MELSECNET/10 Direct $\square$ |  | Special <br> Function Module UПGロ | $\begin{aligned} & \text { Index } \\ & \text { Register } \\ & \text { Zn } \end{aligned}$ | $\begin{aligned} & \text { Constant } \\ & \mathbf{K}, \mathrm{H}(16 \#) \end{aligned}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
|  | - | - | - | - | - | - | - | - | - | - | 1 |

GX IEC Developer

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: |
| MELSEC |  |  |
|  |  |  |

GX
Developer $\square$

Variables

| Set Data | Meaning | Data Type |
| :---: | :--- | :--- | :---: |
| - | - | - |

## Functions No operation program step

## NOP No operation program step

The NOP instruction is a no-operation instruction that does not affect any other operations or program parts. The NOP instruction creates an empty logical program step that can be replaced by other program instructions during the development of a new program.

The NOP instruction is especially suitable for the following cases:
To provide space for debugging sequence programs.
To delete an instruction (overwrite it) without changing the number of steps.
To delete an instruction temporarily for later editing.

NOTE After finishing program editing the NOP instructions should be deleted where possible in order to shorten program scan time.

Program
Example 1 The following program contains a NOP instruction to replace the contact connection AND for debugging purposes.


Program
Example 2

NOP
The following program example contains a NOP instruction to replace an LD instruction.


## Program NOP

Example 3 The following program example contains a NOP instruction to replace an LD instruction.


NOTE
Input contacts (LD, LDI) should be replaced by a NOP instruction carefully, because the logical structure of the program is changed considerably.

## 6 Application Instructions, Part 1

The application instructions, part 1 comprise instructions that process numerical 16-bit and 32-bit data, floating point data, and character string data. Commonly, these basic instructions perform comparison and arithmetic operations.

| Instruction | Meaning |
| :--- | :--- |
| Comparison operation instruction | Compares data to data (e.g. $=,>, \geq$ ) |
| Arithmetic operation instruction | Adds, subtracts, multiplies, divides, increments, and <br> decrements BIN and BCD data, floating point data, and <br> BIN block data <br> Links character strings |
| Data conversion instruction | Converts data types (e.g. BCD -> BIN, BIN -> BCD) |
| Data transfer instruction | Transmits designated data |
| Program branch instruction | Program jump commands |
| Program execution control instruction | Enables and disables program interrupts |
| Refresh instruction | Refreshes bit devices, links, and I/O interfaces |
| Other convenient instructions | Count 1- or 2-phase input up or down, teaching timer, <br> special function timer, rotary table near path rotation <br> control, ramp signal, pulse density measurement, fixed <br> cycle pulse output, pulse width modulation, matrix input |

### 6.1 Comparison Operation Instructions

Comparison operation instructions compare data values (e.g. equal to $=$, greater than $>$, less than <). Programming the comparison operation instructions is similar to the corresponding basic instructions:

LD, LDI $\Rightarrow$ LD=, LDD=
AND, ANI $\Rightarrow$ AND $=$, ANDD $=$
$O R, O R I \Rightarrow O R=, O R D=$

| Function |  | MELSEC Instruction IEC Editor | Function |  | MELSEC Instruction in IEC Editor |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $=$ <br> equal | LD= | LD_EQ_M | $\leq$ <br> less equal | LD<= | LD_LE_M |
|  | AND= | AND_EQ_M |  | AND<= | AND_LE_M |
|  | $\mathrm{OR}=$ | OR_EQ_M |  | OR<= | OR_LE_M |
|  | LDD= | LDD_EQ_M |  | LDD<= | LDD_LE_M |
|  | ANDD= | ANDD_EQ_M |  | ANDD<= | ANDD_LE_M |
|  | ORD= | ORD_EQ_M |  | ORD<= | ORD_LE_M |
|  | LDE= | LD_EEQ_M |  | LDE<= | LD_ELE_M |
|  | ANDE= | AND_EEQ_M |  | ANDE<= | AND_ELE_M |
|  | ORE= | OR_EEQ_M |  | ORE<= | OR_ELE_M |
|  | LD\$= | LD_STRING |  | LD\$<= | $\operatorname{LD}_{\text {_LE_M }}^{\text {LEAR }}$ |
|  | AND\$= | $\begin{gathered} \hline \text { AND_STRING } \\ \text { _EQ_M } \end{gathered}$ |  | AND\$<= | AND STRING LE_M |
|  | OR\$= | OR_STRING _EQ_M |  | OR\$<= | OR_STRING _LE_M |
|  | BKCMP= | BKCMP_EQ_M |  | BKCMP<= | BKCMP_LE_M |
|  | BKCMP=P | BKCMP_EQP_M |  | BKCMP<=P | BKCMP_LEP_M |
|  | LD<> | LD_NE_M | $<$ <br> less than | LD< | LD_LT_M |
|  | AND<> | AND_NE_M |  | AND< | AND_LT_M |
|  | OR<> | OR_NE_M |  | OR< | OR_LT_M |
|  | LDD<> | LDD_NE_M |  | LDD< | LDD_LT_M |
|  | ANDD<> | ANDD_NE_M |  | ANDD< | ANDD_LT_M |
|  | ORD<> | ORD_NE_M |  | ORD< | ORD_LT_M |
|  | LDE<> | LD_ENE_M |  | LDE< | LD_ELT_M |
|  | ANDE<> | AND_ENE_M |  | ANDE< | AND_ELT_M |
|  | ORE<> | OR_ENE_M |  | ORE< | OR_ELT_M |
|  | LD\$<> | LD_STRING _NE_M |  | LD\$< | $\begin{aligned} & \text { LD_STRING } \\ & \hline \text { LT_M } \end{aligned}$ |
|  | AND\$<> | AND_STRING _NE_M |  | AND\$< | $\begin{gathered} \text { AND_STRING } \\ \text { _LT_M } \end{gathered}$ |
|  | OR\$<> | OR_STRING _NE_M |  | OR\$< | $\underset{\text { OR_STRING }}{\substack{\text { LT_M }}}$ |
|  | BKCMP<> | BKCMP_NE_M |  | BKCMP< | BKCMP_LT_M |
|  | BKCMP<>P | BKCMP_NEP_M |  | BKCMP<P | BKCMP_LTP_M |


| Function | MELSEC Instruction in MELSEC Editor | MELSEC Instruction in IEC Editor | Function | MELSEC Instruction in MELSEC Editor | MELSEC <br> Instruction in IEC Editor |
| :---: | :---: | :---: | :---: | :---: | :---: |
| greater | LD> | LD_GT_M | $\geq$greater equal | LD>= | LD_GE_M |
|  | AND> | AND_GT_M |  | AND>= | AND_GE_M |
|  | OR> | OR_GT_M |  | OR>= | OR_GE_M |
|  | LDD> | LDD_GT_M |  | LDD>= | LDD_GE_M |
|  | ANDD> | ANDD_GT_M |  | ANDD>= | ANDD_GE_M |
|  | ORD> | ORD_GT_M |  | ORD>= | ORD_GE_M |
|  | LDE> | LD_EGT_M |  | LDE>= | LD_EGE_M |
|  | ANDE> | AND_EGT_M |  | ANDE>= | AND_EGE_M |
|  | ORE> | OR_EGT_M |  | ORE>= | OR_EGE_M |
|  | LD\$> | $\begin{gathered} \text { LD_STRING } \\ \text { _GT_M } \end{gathered}$ |  | LD\$>= | $\begin{gathered} \text { LD_STRING } \\ \text { _GE_M } \end{gathered}$ |
|  | AND\$> | $\begin{gathered} \text { AND_STRING } \\ \text { _GT_M } \end{gathered}$ |  | AND\$>= | $\begin{gathered} \text { AND_STRING } \\ \text { _GE_M } \end{gathered}$ |
|  | OR\$> | $\begin{gathered} \text { OR_STRING } \\ \text { _GT_M } \end{gathered}$ |  | OR\$>= | $\begin{gathered} \text { OR_STRING } \\ \text { _GE_M } \end{gathered}$ |
|  | BKCMP> | BKCMP_GT_M |  | BKCMP>= | BKCMP_GE_M |
|  | BKCMP>P | BKCMP_GTP_M |  | BKCMP>=P | BKCMP_GEP_M |

NOTE
For the 16-bit comparison operation instructions, comparison commands with the same functional purpose are available in the IEC-standard library of the GX IEC Developer.

IEC Commands

| Function | IEC Command | Meaning |
| :---: | :---: | :---: |
| $=$ | EQ | Equal |
| $<>$ | NE | Not Equal |
| $<=$ | LE | Less Equal |
| $<$ | LT | Less Than |
| $>=$ | GE | Greater Equal |
| $>$ | GT | Greater Than |

Within the IEC editors please use the IEC commands.

## Execution Conditions

The following illustration shows the execution conditions for the various comparison operation instructions.


## NOTE For comparison purposes, comparison operation instructions read all designated value types

 as negative $B I N$ value numbers.Comparison operation instructions process all designated data as binary data.
The result of the comparison operation $16 \# 8000>16 \# 7999$ is FALSE (0), although TRUE (1) would be expected. The values are converted to BIN data and therefore bit 15 (b15) is set. If bit 15 is set, the value becomes negative.

Program Comparison of two-digit BCD values:

$8731_{\mathrm{H}}$ is processed as -30927 and $568_{\mathrm{H}}$ as 1384 . The comparison operation then is $-30927>1384$ and Y 10 is not set.

For comparison operation instructions with 32-bit data, the numerical input value has to be determined by a 32-bit instruction like DMOV. The instruction will not be carried out correctly, if the value was determined by a 16-bit instruction like MOV, because a 32-bit instruction always applies the $n$ and $(n+1)$ data value.

## Program <br> Comparison instruction with 32-bit data:

 Example 2

The example shows two comparison operations with 32-bit data. The first program sets M5, because both values are determined by the 32-bit instruction DMOV.

The second program has no definite result, because the value in the upper bytes is not defined definitely.

NOTE
This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.
6.1.1 $=,<>,>,<=,<,>=$

## CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices
MELSEC A

${ }^{1}$ The number of steps is 7, provided the index function was started, the digit designation of a bit device is not K4, and the head adress of a bit device is not a multiple of 8 (or 16 for the A3H, A3M, AnA, AnAS and AnU CPU). Refer to chapter "Programming an AnA, AnAS, and AnU CPU" in this Programming Manual for the according number of steps.

Devices MELSEC Q


GX IEC
Developer


GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s1 | Comparative data, or device storing comparative data | BIN 16-bit |
| s2 |  |  |

## Functions BIN 16-bit data comparisons

$=,\langle \rangle,>,<=,<,>=$ Comparison operation instructions
A 16-bit comparison operation instruction consists of the instruction itself and two designated devices s1 and s2 to be compared.
The comparison operation result is treated as NO contact.
The results of the comparison operations for the individual instructions are as follows:

| Instruction Symbol | Comparison Operation Results |  |
| :---: | :---: | :---: |
|  | 1 | 0 |
| = | $\mathrm{s} 1=\mathrm{s} 2$ | $\mathrm{s} 1 \neq \mathrm{s} 2$ |
| <> | $\mathrm{s} 1 \neq \mathrm{s} 2$ | s1 = s2 |
| > | $s 1>s 2$ | $\mathrm{s} 1 \leq \mathrm{s} 2$ |
| <= | $\mathrm{s} 1 \leq \mathrm{s} 2$ | $\mathrm{s} 1>\mathrm{s} 2$ |
| $<$ | $\mathrm{s} 1<\mathrm{s} 2$ | $s 1 \geq \mathrm{s} 2$ |
| >= | $\mathrm{s} 1 \geq \mathrm{s} 2$ | s1<s2 |

For comparison purposes comparison operation instructions read all designated value types as negative BIN value numbers.

The result of the comparison operation $16 \# 8000>16 \# 7999$ is FALSE (0), although TRUE (1) would be expected. The values are converted to BIN data and therefore bit 15 (b15) is set. If bit 15 is set, the value becomes negative.

## Program Comparison operation instruction $=$

Example 1 The following program compares the data at X0 to XF with the data in D3. It sets Y33, if the data are equal.

| MELSEC Instruction List |  |  |  | Ladder Diagram |  | IEC Instruc | List |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | LD= <br> OUT | $\begin{aligned} & \mathrm{K} 4 \times \mathrm{OD} \\ & \mathrm{D} 3 \\ & \mathrm{Y} 3 \end{aligned}$ |  |  | $\begin{aligned} & 133 \\ & 4 y \end{aligned}$ | $\begin{aligned} & \mathrm{LD} \\ & \mathrm{LD} \mathrm{SO}_{\mathrm{T}} \mathrm{M} \end{aligned}$ | $\begin{aligned} & \text { TRUE } \\ & { }_{\text {K4 } 430}, \mathrm{D} 3 \end{aligned}$ |

## Program Comparison operation instruction <>

## Example 2

The following program compares BIN value 100 to the data in D3. It sets Y33, if the data in D3 is not equal to 100 .


Program Comparison operation instruction >
Example 3
The following program compares BIN value 100 to the data in D3. It sets Y33, if the data in D3 is less than 100 and M3 is set. Y33 is also set, if M8 and M3 are set.


Program Comparison operation instruction <=
Example 4 The following program compares the data in D0 to the data in D3. It sets Y33, if the data in D0 is less than or equal to D3. Y33 is also set, if M8 and M3 are set.


### 6.1.2 $D=, D<>, D>, D<=, D<, D>=$

## CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System $Q$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices
MELSEC A

${ }^{1}$ Refer to chapter "Programming an AnA, AnAS, and AnU CPU" in this Programming Manual for the according number of steps.

Devices
MELSEC Q

|  | Devices |  |  |  |  |  |  |  |  | Error Flag | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10Direct J $\square^{0}$ |  | Special Function Module | Index Register Zn | $\begin{aligned} & \text { Constant } \\ & \text { K, H (16\#) } \end{aligned}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s1 | $\bigcirc$ | - | - | $\bigcirc$ | - | - | - | - | - | - |  |
| s2 | $\bullet$ | $\bullet$ | $\bullet$ | $\bigcirc$ | $\bigcirc$ | $\bullet$ | $\bullet$ | $\bullet$ | - | - |  |



GXIEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | $s 1$ $s 2$ |  | LDD_EO_M s1, s2 |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s1 | Comparative data, or device storing comparative data. | BIN 32-bit |
| s2 |  |  |

## Functions BIN 32-bit data comparison

$D=, D<>, D>, D<=, D<, D>=$ Comparison operation instructions
A 32-bit comparison operation instruction consists of the instruction itself and two designated devices s1 and s2 to be compared.

The comparison operation result is treated as NO contact. The comparison is performed with 32-bit data.

The results of the comparison operations for the individual instructions are as follows:

| Instruction Symbol | Comparison Operation Results |  |
| :---: | :---: | :---: |
|  | $\mathbf{1}$ | $\mathbf{0}$ |
| $\mathrm{D}=$ | $\mathrm{s} 1=\mathrm{s} 2$ | $\mathrm{~s} 1 \neq \mathrm{s} 2$ |
| $\mathrm{D}<>$ | $s 1 \neq \mathrm{s} 2$ | $s 1=\mathrm{s} 2$ |
| $\mathrm{D}>$ | $\mathrm{s} 1>\mathrm{s} 2$ | $\mathrm{~s} 1 \leq \mathrm{s} 2$ |
| $\mathrm{D}<=$ | $\mathrm{s} 1 \leq \mathrm{s} 2$ | $\mathrm{~s} 1>\mathrm{s} 2$ |
| $\mathrm{D}<$ | $\mathrm{s} 1<\mathrm{s} 2$ | $\mathrm{~s} 1 \geq \mathrm{s} 2$ |
| $\mathrm{D}>=$ | $s 1 \geq \mathrm{s} 2$ | $\mathrm{~s} 1<\mathrm{s} 2$ |

NOTE For comparison purposes, comparison operation instructions read all designated value types as negative BIN value numbers.

The result of the comparison operation $16 \# 8000>16 \# 7999$ is FALSE (0), although TRUE (1) would be expected. The values are converted to BIN data and therefore bit 15 (b15) is set. If bit 15 is set, the value becomes negative.

## Program Comparison operation instruction $\mathrm{D}=$ Example 1 <br> The following program compares the data at X0 to X1F with the data in D3 and D4. It sets Y33 if the data are equal.



## Program Comparison operation instruction D<>

## Example 2

The following program compares BIN value 38000 to the data in D3 and D4. It sets Y33, if M3 is set and the data in D3 and D4 are not equal to 38000 .


Program Comparison operation instruction D>
Example 3
The following program compares BIN value -80000 to the data in D3 and D4. It sets Y33, if M3 is set and the data in D3 and D4 are less than -80000. Y33 is also set, if M3 and M8 are set.


Program

## Example 4

Comparison operation instruction $\mathrm{D}<=$
The following program compares the data in D0 and D1 to the data in D3 and D4. Y33 is set, if the data in D3 and D4 are greater than or equal to D0 and D1. Y33 is also set if M3 and M8 are set.


NOTE This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For more information see Chapter 3.5.2 of this manual..

### 6.1.3 $E=E<>, E>, E<=, E<, E>=$

## CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\boldsymbol{\bullet}^{1}$ |

${ }^{1}$ Not available for Q00JCPU, Q00CPU and Q01CPU

## Devices MELSEC Q

|  | Devices |  |  |  |  |  |  |  |  | Error Flag | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10 Direct $\square$ |  | Special <br> Function Module <br> U $\square$ G $\square$ | Index Register Zn | $\underset{E}{\text { Constant }}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s1 | - | - | - | - | - | - | - | - | - | - |  |
| s2 | - | - | - | - | $\bullet$ | $\bullet$ | - | - | - | - |  |

GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | $\begin{aligned} & s 1 \\ & s 2 \end{aligned}$ |  | LD_EGT_M | s1.s2 |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s1 | Comparative data, or device storing comparative data. | Real number |
| s2 |  |  |

## Functions Floating point data comparisons

$E=E<>, E>, E<=, E<, E>=$ Comparison operation instructions
A comparison operation instruction for floating point data consists of the instruction itself and two designated devices s1 and s2 to be compared.

The comparison operation result is treated as NO contact. The comparison is performed with floating point data.

The results of the comparison operations for the individual instructions are as follows:

| Instruction Symbol | Comparison Operation Results |  |
| :---: | :---: | :---: |
|  | $\mathbf{1}$ | $\mathbf{0}$ |
| $\mathrm{E}=$ | $\mathrm{s} 1=\mathrm{s} 2$ | $\mathrm{~s} 1 \neq \mathrm{s} 2$ |
| $\mathrm{E}<>$ | $\mathrm{s} 1 \neq \mathrm{s} 2$ | $\mathrm{~s} 1=\mathrm{s} 2$ |
| $\mathrm{E}>$ | $\mathrm{s} 1>\mathrm{s} 2$ | $\mathrm{~s} 1 \leq \mathrm{s} 2$ |
| $\mathrm{E}<=$ | $\mathrm{s} 1 \leq \mathrm{s} 2$ | $\mathrm{~s} 1>\mathrm{s} 2$ |
| $\mathrm{E}<$ | $\mathrm{s} 1<\mathrm{s} 2$ | $\mathrm{~s} 1 \geq \mathrm{s} 2$ |
| $\mathrm{E}>=$ | $\mathrm{s} 1 \geq \mathrm{s} 2$ | $\mathrm{~s} 1<\mathrm{s} 2$ |

NOTE In some cases, rounding errors appear and floating point values that were equal before the comparison operation are not equal afterwards. In the following example MO is not set:


NOTE This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For more information see Chapter 3.5.2 of this manual.

## Program

## Example 1

Comparison operation instruction $\mathrm{E}=$
The following program compares floating point data in D0 and D1 to floating point data in D3 and D 4 . It sets Y 33 , if the data are equal.


Program Comparison operation instruction E<>

## Example 2

The following program compares the floating point real number 1.23 to a floating point real number in D3 and D4. It sets Y33, if M3 is set and the data in D3 and D4 are not equal to 1.23.


Program Comparison operation instruction E>
Example 3 The following program compares floating point data in D0 and D1 to floating point data in D3 and D4. It sets Y3, if M3 is set and the data in D3 and D4 are less than the data in D0 and D1. Y3 is also set, if M3 and M8 are set.

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instru | ion List |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | LD LDE OR OR ANB OUT | M3 D0 D3 M3 Y3 |  | $\begin{aligned} & \text { LD } \\ & \text { AND }(~ \\ & \text { OR_EGT_M } \\ & 3 \\ & \text { ST } \end{aligned}$ | MB <br> Ms <br> var_D0 . var_D3 <br> Y3 |

## Program Comparison operation instruction $\mathrm{E}<=$

## Example 4

The following example compares a floating point number in D0 and D1 to the floating point number 1.23. It sets Y33, if the data in D0 and D1 are less than or equal to 1.23. Y33 is also set, if M3 and M8 are set.


NOTE
This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 of this manual

### 6.1.4 $\$=, \$<>, \$\rangle, \$<=, \$<, \$>=$

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

Devices MELSEC Q

| Devices |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { Error } \\ & \text { Flag } \end{aligned}$ | Numberof steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10 Direct J $\square \square$ |  | SpecialFunction Module U—IG | $\begin{aligned} & \text { Index } \\ & \text { Register } \\ & \mathrm{Zn} \end{aligned}$ | $\underset{\$}{\text { Constant }}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s1 | - | $\bullet$ | - | - | - | - | - | - | - |  |  |
| s2 | - | $\bullet$ | $\bullet$ | - | - | - | - | $\bullet$ | - |  |  |

GX IEC Developer


GX Developer


## Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s1 | Comparative data, or device storing comparative data. | Character string |
| s2 |  |  |

## Functions Character string data comparison

\$=, \$<>, \$>, \$<=, \$<, \$>= Comparison operation instructions
A comparison operation instruction for character string data consists of the instruction itself and two designated devices s1 and s2 to be compared.
The comparison operation result is treated as NO contact.
The comparison is performed with character string data in ASCII code character by character, beginning with the first character in the string.
The s1 and s2 character strings include all characters from the designated device number up to the next device storing the code " 00 H ".

If all character strings match, the comparison result for the operations $\$=, \$<=, \$>=$ is 1 .


If the character strings are different, the character string with the larger character code will be the larger one.
Below, the comparison result for the operations $\$<>, \$\rangle, \$>=$ is 1 .


If the character strings are different, the first different sized character code determines whether the character string is larger or smaller.
Below, the comparison result for the operations $\$<\rangle, \$\rangle, \$>=$ is 1 .

| s1 <br> (s1) +1 <br> (s1) +2 | b15-- b8 b7---- b0 |  | $\begin{array}{\|l\|} \hline \$<> \\ \$> \\ \$>= \end{array}$ | $\begin{aligned} & \text { s2 } \\ & (\mathrm{s} 2)+1 \\ & (\mathrm{~s} 2)+2 \end{aligned}$ | b15-- b8 b7-- - b0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 32 ${ }^{\text {(2) }}$ | 31н (1) |  |  | 32H (2) | 31н (1) |
|  | 33н (3) | 34н (4) |  |  | 34 ${ }^{\text {(4) }}$ | 33н (3) |
|  | OOH | 35H (5) |  |  | 00H | 35 (5) |
| "12435" |  |  |  | "12345" |  |  |

If the character strings are of different lengths, the data with the longer character string will be larger.

Below, the comparison result for the operations $\$<\rangle, \$\rangle, \$>=$, is 1 .

| b15--- b8 b7--- b0 |  |  |  | s2 | b15--- b8 b7--- b0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & s 1 \\ & (s 1)+1 \\ & (s 1)+2 \\ & (s 1)+3 \end{aligned}$ | 32н (2) | 31н (1) | $\begin{aligned} & \hline \$<> \\ & \$> \\ & \$>= \end{aligned}$ |  | 32H (2) | 31н |
|  | 34н (4) | 33н (3) |  | $\begin{aligned} & (s 2)+1 \\ & (\mathrm{~s} 2)+2 \\ & (\mathrm{~s} 2)+3 \end{aligned}$ | 34н (4) | 33 (3) |
|  | 36н (6) | 35\% (5) |  |  | 36 (6) | 35 H (5 |
|  | 00H | 37\% (7) |  |  | 00H |  |
| "1234567" |  |  |  |  |  |  |

Operation
Errors

In the following cases an operation error occurs and the error flag is set:

- The code " 00 H " does not exist within the relevant device range of s 1 and s 2 (error code: 4101).


## NOTE The character string data comparison instruction also checks the device range.

Even though, in cases where one character string exceeds the device range, character string data is being compared and non-matching characters within the device range are detected. The comparison operation results are output without returning an error code.
$\square$

In the example shown above, the s1 character string exceeds the device range, and the most significant 16 bits (D12288) were renamed WO. Nevertheless, the comparison result is 0 , because the second character in $s 1$ is detected as different from that in s2. In this case no error code regarding the device range is returned.

This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer"of this manual.

## Program Comparison operation instruction \$=

## Example 1

The following program compares character string data in D0 to character string data in D3. It sets Y33, if the data are equal.


## Program Comparison operation instruction \$<>

## Example 2

The following program compares the character string "ABCDEF" to character string data in D10. It sets Y33, if the data are not equal.


## Program Comparison operation instruction \$> <br> Example 3 <br> The following program compares character string data in D10 to character string data in D100. It sets Y33, if character string data in D10 is greater.



## Program

## Example 4

Comparison operation instruction \$<=
The following program compares character string data in D0 to the character string "12345". Y33 is set, if character string data in D0 is less than or equal to "12345".


NOTE This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 6.1.5 BKCMP, BKCMPP

## CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

Devices
MELSEC Q

| Devices |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { Error } \\ & \text { Flag } \end{aligned}$ | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10 Direct J■I |  | Special Puncion UपIGI | $\begin{gathered} \text { Index } \\ \text { Register } \\ \text { Zn } \end{gathered}$ | $\begin{aligned} & \text { Constant } \\ & \text { K, H (16\#) } \end{aligned}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s1 | - | $\bullet$ | $\bullet$ | - | - | - | - | $\bullet$ | - | SM0 | 5 |
| s2 | - | $\bullet$ | $\bullet$ | - | - | - | - | - | - |  |  |
| d | $\bullet$ | $\bullet$ | $\bullet$ | - | - | - | - | - | - |  |  |
| n | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - |  |  |

GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC | BKCMP>= | $\begin{aligned} & s 1 \\ & s 2 \\ & d \\ & n \end{aligned}$ |  ENCCMP_GE_M <br> -ENO  <br> -si  <br> -s 2  <br> -n  | BKCMP_GE_M s1.s2.n.d |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s1 | Comparative data, or device storing comparative data | BIN 16-bit |
| s2 | Comparative data, or device storing comparative data | BIN 16-bit |
| $d$ | First number of device storing results of comparison operation | Bit |
| $n$ | Number of data blocks compared | BIN 16-bit |

## Functions BIN block data comparisons

## BKCMP Comparison operation instructions

A comparison operation instruction for BIN block data consists of the instruction itself, two designated devices s1 and s2 to be compared, a device d to store the result, and the number of datablocks to be compared.

It compares the nth BIN 16-bit block in s1 to the nth BIN 16-bit block in s2, beginning with the first number of device. The result of each block comparison is stored in d.

If the block comparison result is 1 , then 1 is stored in d.
If the block comparison result is 0 , then 0 is stored in d .


The comparison operation is conducted in 16-bit units.
The constant designated by s1 must be BIN 16-bit data ranging from -32768 to 32767 .


The results of the comparison operations for the individual instructions are as follows:

| Instruction Symbol | Comparison Operation Results for nth 16-bit Block |  |
| :---: | :---: | :---: |
|  | $\mathbf{1}$ | $\mathbf{0}$ |
| $\mathrm{BKCMP}=$ | $\mathrm{s} 1=\mathrm{s} 2$ | $\mathrm{~s} 1 \neq \mathrm{s} 2$ |
| $\mathrm{BKCMP}<>$ | $\mathrm{s} 1 \neq \mathrm{s} 2$ | $\mathrm{~s} 1=\mathrm{s} 2$ |
| $\mathrm{BKCMP}>$ | $\mathrm{s} 1>\mathrm{s} 2$ | $\mathrm{~s} 1 \leq \mathrm{s} 2$ |
| $\mathrm{BKCMP}<=$ | $\mathrm{s} 1 \leq \mathrm{s} 2$ | $\mathrm{~s} 1>\mathrm{s} 2$ |
| $\mathrm{BKCMP}<$ | $\mathrm{s} 1<\mathrm{s} 2$ | $\mathrm{~s} 1 \geq \mathrm{s} 2$ |
| $\mathrm{BKCMP}>=$ | $\mathrm{s} 1 \geq \mathrm{s} 2$ | $\mathrm{~s} 1<\mathrm{s} 2$ |

If all comparison results stored in d are 1, the block comparison signal SM704 is set.
If the device designated by $d$ is already set (1), that device will not change. If the conditions designated by s1 and s2 are changed and the BKCMP_P instruction is executed, the device designated by $d$ should be reset (0) before.

Operation In following case an operation error occurs and the error flag is set:

## Errors

- The BIN block data at $s 1$, s2, or d exceeds the relevant device range (error code: 4101).
- The device range from [s1 to $(\mathrm{s} 1)+(\mathrm{n}-1)$ ] overlaps with the device range [d to $(\mathrm{d})+(\mathrm{n}-1)$ ] (error code: 4101).
- The device range from [s2 to $(\mathrm{s} 2)+(\mathrm{n}-1)$ ] overlaps with the device range [d to $(\mathrm{d})+(\mathrm{n}-1)$ ] (error code: 4101).
- The device range from [s1 to (s1) + (n-1)] overlaps with the device range [s2 to (s2) + (n-1)] (error code: 4101).

Program Comparison operation instruction BKCMP=P
Example 1
With leading edge from X20, the following program compares BIN block data in D100 to BIN block data in R0. The results of the comparison are stored from M10 onward. The number of blocks (4) to be compared is stored in D0

| MELSEC Instruction List |  |  |  |  |  | Ladde | Diagram |  |  |  | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | LD В $\operatorname{AKCMP=P~}$ | X 20 0100 $\mathrm{R0}$ $\mathrm{M10}$ DO |  |  |  | $\begin{array}{r}  \\ 1000-s \\ \text { R0 } \\ 00-n \end{array}$ | $\begin{aligned} & \text { EN } \\ & \text { ENCMP_EQP_M } \\ & =1 \\ & 52 \end{aligned}$ | M10 |  |  | LD  <br> BKCMP_EOP_M D100 <br> RO  |
| b15----b0 |  |  |  |  |  |  | b15----b0 |  | M10 <br> M11 <br> M12 <br> M13 |  |  |
| D100 1000 (BIN) |  |  |  |  |  | R0 | 1000 (BIN) | $\Rightarrow$ |  | 1 | , |
| D101 |  |  | 2000 | (BIN) |  | R1 | 2000 (BIN) |  |  | 1 | , |
| D102 |  |  | 3000 | (BIN) | $=$ | R2 | 5000 (BIN) |  |  | 0 |  |
|  |  | D103 | 4000 | (BIN) |  | R3 | 4000 (BIN) |  |  | 1 | , |
|  |  |  | D0 | 4 |  |  |  |  |  |  |  |

## Program Comparison operation instruction BKCMP<>P

## Example 2

With leading edge from X1C, the following program compares the constant K1000 to the block data beginning from D10. The number of blocks (4) to be compared is determined by the constant K4. The results of the comparison are stored in b4 through b7 of D0.

${ }^{1}$ Bits already in this state do not change (see function).

## Program Comparison operation instruction BKCMP<=

## Example 3

As long as X20 is set, the following program compares block data beginning from D10 to block data beginning from D30. The number of blocks (3) to be compared is determined by the constant K3. The results of the comparison are stored from M100 onward. When all comparison results stored in M100 are 1, the block comparison signal SM704 is set and the character string "ALL ON" is transferred to D100.


NOTE This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 6.2 Arithmetic Operation Instructions

Arithmetic operation instructions perform simple calculations like addition, subtraction, multiplication, and division.

The total number of arithmetic operation instructions is 54 ( Q series and System Q) and 40 (A series) respectively.

| Function | BIN |  | BCD |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MELSEC Instruction in MELSEC Editor | MELSEC Instruction in IEC Editor | MELSEC Instruction in MELSEC Editor | MELSEC Instruction in IEC Editor |
| $+$ <br> Addition | + | $\begin{gathered} \text { PLUS_M, } \\ \text { PLUS_3_M } \end{gathered}$ | B+ | BPLUS_M, BPLUS_3_M |
|  | +P | $\begin{gathered} \text { PLUSP_M, } \\ \text { PLUSP_3_M } \end{gathered}$ | $B+P$ | $\begin{aligned} & \text { BPLUSP_M, } \\ & \text { BPLUSP_3_M } \end{aligned}$ |
|  | D+ | DPLUS_M, DPLUS_3_M | DB+ | DBPLUS_M, DBPLUS_3_M |
|  | D+P | DPLUSP_M, DPLUSP_3_M | DB+P | DBPLUSP_M, DBPLUSP_3_M |
| Subtraction | - | MINUS_M, MINUS_3_M | B- | BMINUS_M, BMINUS_3_M |
|  | -P | MINUSP_M, MINUSP_3_M | B-P | BMINUSP_M, BMINUSP_3_M |
|  | D- | DMINUS_M, DMINUS_3_M | DB- | DBMINUS_M, DBMINUS_3_M |
|  | D-P | DMINUSP_M, DMINUSP_3_M | DB-P | DBMINUSP_M, DBMINUSP_3_M |
| Multiplication | $\times$ | MULTI_3_M | $B \times$ | BMULTI_M |
|  | $\times \mathrm{P}$ | MULTIP_3_M | $B \times P$ | BMULTIP_M |
|  | D× | DMULTI_3_M | DB× | DBMULTI_M |
|  | $\mathrm{D} \times \mathrm{P}$ | DMULTIP_3_M | $\mathrm{DB} \times \mathrm{P}$ | DBMULTIP_M |
| Division | / | DIVID_3_M | B/ | BDIVID_M |
|  | /P | DIVIDP_3_M | B/P | BDIVIDP_M |
|  | D/ | DDIVID_3_M | DB/ | DBDIVID_M |
|  | D/P | DDIVIDP_3_M | DB/P | DBDIVIDP_M |
| $+1$ <br> Increment | INC | INC_M |  |  |
|  | INCP | INCP_M |  |  |
|  | DINC | DINC_M |  |  |
|  | DINCP | DINCP_M |  |  |
| $-1$ <br> Decrement | DEC | DEC_M |  |  |
|  | DECP | DECP_M |  |  |
|  | DDEC | DDEC_M |  |  |
|  | DDECP | DDECP_M |  |  |

NOTE
Within the IEC editors please use the IEC commands.

| Function | Floating Point Data |  | BIN Block Data |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MELSEC Instruction MELSEC MELSEC Editor | $\begin{gathered} \text { MELSEC Instruction } \\ \text { in } \\ \text { IEC Editor } \end{gathered}$ | MELSEC Instruction in MELSEC Editor | $\begin{gathered} \text { MELSEC Instruction } \\ \text { in } \\ \text { IEC Editor } \end{gathered}$ |
| $+$ <br> Addition | E+ | EPLUS_M, EPLUS_3_M | BK+ | BKPLUS_M |
|  | E+P | EPLUSP M, EPLUSP_3_M | BK+P | BKPLUSP_M |
| Subtraction | E- | EMINUS M, EMINUS_3_M | BK- | BKMINUS_M |
|  | E-P | EMINUSP_M, EMINUSP_3_M | BK-P | BKMINUSP_M |
| $\times$ <br> Multiplication | E× | EMUL_M |  |  |
|  | E×P | EMULP_M |  |  |
|  | E/ | EDIV_M |  |  |
|  | E/P | EDIVP_M |  |  |


| Function | Character String Data |  |
| :---: | :---: | :---: |
|  | MELSEC Instruction <br> in <br> MELSEC Editor | MELSEC Instruction <br> in <br> IEC Editor |
|  | $\$+$ | STRING_PLUS_M, <br> STRING_PLUS_3_M |
|  | $\$+P$ | STRING_PLUSP_M, <br> STRING_PLUSP_3_M |

NOTE Within the IEC editors please use the IEC commands.

The arithmetic operation instructions for floating point data, BIN block data, and character string data are only available with the Q series and the System Q.

## BIN data arithmetic operation instructions

If the result of the addition exceeds a BIN value 32767 (2147483647 for a 32-bit instruction), a negative value is generated (overflow).
If the result of the subtraction falls below a BIN value -32768 (-2147483647 for a 32-bit instruction), a positive value is generated (underflow).

The calculation of positive and negative values appears as follows:
$5+8=13$
$5-8=-3$
$5 \times 3=15$
$-5 \times 3=-15$
$-5 \times(-3)=15$
$5 / 3=1$ remainder 2
$-5 / 3=-1$ remainder -2
$5 /(-3)=-1$ remainder 2
$-5 /(-3)=1$ remainder -2

## BCD data arithmetic operation instructions

If the result of the addition exceeds 9999 (99999999 for a 32-bit instruction), the higher bits are ignored (overflow). The carry flag in this case is not set.

${ }^{1}$ Carry ignored

If the result of the subtraction falls below 0000 (underflow), the carry is processed as shown:


[^4]
### 6.2.1 +, +P, -, -P

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

## Devices

MELSEC A

${ }^{1}$ Refer to chapter "Programming an AnA, AnAS, and AnU CPU" in the Programming Manual for the according number of steps.

## Devices

MELSEC Q


GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | ${ }^{5}$ |  | PLus_3_M | s1.s2.d1 |
| melsec |  | 51 82 d1 |  |  |  |

GX
Developer $\square$

## Variables

## Functions BIN 16-bit addition and subtraction operations

$+\quad$ BIN addition (16-bit)

- Variation 1 :

BIN 16-bit data in $d$ is added to BIN 16-bit data in $s$. The result of the addition is stored in d .


- Varation 2 :

BIN 16-bit data in s1 is added to BIN 16-bit data in s2. The result of the addition is stored in d1.


BIN 16-bit data designated by s, d, s1, s2, and d1 have to range within -32768 and 32767.
The most significant bit (b15) determines, whether data in $\mathrm{s}, \mathrm{d}, \mathrm{s} 1$, or d 1 are positive (bit $=0$ ) or negative (bit =1).

If the least significant bit (b0) is fallen below or the most significant bit (b15) is exceeded, the carry flag is not set.

## - BIN subtraction (16-bit)

- Variation 1:

BIN 16-bit data in s is subtracted from BIN 16-bit data in d. The result of the subtraction is stored in d.


- Variation 2:

BIN 16-bit data in s2 is subtracted from BIN 16-bit data in $s 1$. The result is stored in d1.


BIN 16-bit data designated by s, d, s1, s2, and d1 have to range within -32768 and 32767.
The most significant bit (b15) determines, whether data in $\mathrm{s}, \mathrm{d}, \mathrm{s} 1$, or d 1 are positive (bit $=0$ ) or negative (bit =1).

If the least significant bit (b0) is fallen below or the most significant bit (b15) is exceeded, the carry flag is not set.

## Program

Example 1
+P
WIth leading edge from X 5 , the following program adds data in D3 to data in D0. The result is stored from Y38 to Y3F.


## Program

## Example 2

The following program outputs the difference between the nominal and the actual value of timer T3 to Y40 through Y53 in BCD.


NOTE
This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 6.2.2 D+, D+P, D-, D-P

## CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  |  |  | $\bigcirc$ |

Devices
MELSEC A

${ }^{1}$ Refer to chapter "Programming an AnA, AnAS, and AnU CPU" in the Programming Manual for the according number of steps

## Devices

MELSEC Q

|  | Devices |  |  |  |  |  |  |  |  | Error | $\begin{aligned} & \text { Number } \\ & \text { of steps } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10 Direct J $\square \square$ |  | Special Function Module U $\square$ G $\square$ | Index Register Zn | $\begin{aligned} & \text { Constant } \\ & \text { K, H (16\#) } \end{aligned}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s | $\bullet$ | $\bullet$ | $\bullet$ | $\bigcirc$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - | - |  |
| d | - | $\bigcirc$ | - | - | - | - | - | - | - | - |  |
| s1 | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - | - |  |
| s2 | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - | - | $4^{2)}$ |
| d1 | $\bullet$ | $\bullet$ | $\bullet$ | - | $\bullet$ | - | $\bullet$ | - | - | - |  |

[^5]GX IEC Developer


GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | Addition or subtraction data, or first number of device storing addition or <br> subtraction data |  |
| d | Data to be added to or subtracted from, or first number of device storing such <br> data |  |
| s1 | Data to be added to or subtracted from, or first number of device storing such <br> data | BIN 32-bit |
| s2 | Addition or subtraction data, or first number of device storing addition or <br> subtraction data |  |
| d1 | First number of device storing addition or subtraction data |  |

## Functions BIN 32-bit addition and subtraction operations

D+ BIN addition (32-bit)

- Variation 1:

BIN 32-bit data in d is added to BIN 32-bit data in s. The result of the addition is stored in d .


- Variation 2 :

BIN 32-bit data in s1 is added to BIN 32-bit data in s2. The result of the addition is stored in d1.


BIN 32-bit data designated by s, d, s1, s2, and d1 have to range within -2147483648 and 2147483647.

The most significant bit (b31) determines, whether data in $\mathrm{s}, \mathrm{d}$, s 1 , or d1 are positive (bit $=0$ ) or negative (bit =1).

If the least significant bit (b0) is fallen below or the most significant bit (b31) is exceeded, the carry flag is not set.

## D- BIN subtraction (32-bit)

- Varation 1 :

BIN 32-bit data in $s$ is subtracted from BIN 32-bit data in d. The result of the subtraction is stored in d.


## - Variation 2 :

BIN 32-bit data in s2 is subtracted from BIN 32-bit data in s 1 . The result is stored in d1.

| (s1) +1 | s1 | (s2)+1 | s | (d1) +1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| b31--------b16 b15--------b0 b31--------b16 b15--------b0 b0 b31--------b16 b15--------b0 |  |  |  |  |  |
|  |  |  |  |  |  |

BIN 32-bit data designated by s, d, s1, s2, and d1 have to range within -2147483648 and 2147483647.

The most significant bit (b31) determines, whether data in $\mathrm{s}, \mathrm{d}, \mathrm{s} 1$, or d 1 are positive (bit $=0$ ) or negative (bit = 1).
If the least significant bit (b0) is fallen below or the most significant bit (b31) is exceeded, the carry flag is not set.

## Program

 Example 1D+P
With leading edge from X0, the following program adds data in X10 through X2B to D9 and D10. The result is stored in Y30 through Y4B.


Program D-P
Example 2
With leading edge from XB , the following program subtracts data in M0 through M23 from data in D0 and D1. The result is stored in D10 and D11.


NOTE This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 6.2.3 $x, x P, I, / P$

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices
MELSEC A

${ }^{1}$ Refer to chapter "Programming an AnA, AnAS, and AnU CPU" in the Programming Manual for the according number of steps.

Devices MELSEC Q

|  |  |  |  |  | Device |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { Inter } \\ & \text { (Sys } \end{aligned}$ | vices User) |  |  | $\underset{\square}{\mathrm{IET} / 10}$ | Special Function | dex |  |  | Error | Number |
|  | Bit | Word | Regist | Bit | Word | $\begin{aligned} & \text { dex } \\ & \text { Register } \\ & \text { U } \square \mathbf{G} \square \end{aligned}$ | Zn | K, H(16 |  |  |  |
| s1 | - | - | - | $\bullet$ | - | - | - | - | - |  |  |
| s2 | - | - | - | - | - | - | - | - | - | SM0 | $4^{1)}$ |
| d1 | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bigcirc$ | - | $\bullet$ | - | - |  |  |

$\begin{array}{ll}\text { 1The number of steps depends on the device and the type of CPU. } & \\ \text { If a QnA-CPU is used: } \\ \text { If a CPU of the System Q is used with } & 4 \\ \text { internal word devices (except for file register ZR): } & 3 \\ \text { constants: } & 3 \\ \text { Bit Devices, whose device numbers are multiplies of 16, whose digit designation } & 3 \\ \text { is K4, and which use no index qualification: } \\ \text { If a CPU of the System Q is used with devices other than above mentioned: } & 4\end{array}$

GX IEC
Developer

| MELSEC Instruction List |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: |
| MELSEC | $\approx$  <br>   <br>   <br> $s 2$  <br>  $d 1$ |  | MULTI_3M ${ }_{\text {and }}$ |

## GX <br> Developer



## Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s1 | Data that will be multiplied or divided, or first number of device storing data that <br> will be multiplied or divided | BIN 16-bit |
| s2 | Data to multiply or divide by, or first number of device storing such data | BIN 16-bit |
| d1 | First number of device storing the operation results of multiplication or division <br> operation | BIN 32-bit |

## Functions BIN 16-bit multiplication and division

## x BIN multiplikation (16-bit)

BIN 16-bit data in s1 is multiplied with BIN 16-bit data in s2. The result is stored in d1.


If the result in d 1 is a bit device, designation is made from the lower bits.
Example:
K1: lower 4 bits (b0 to b3)
K4: lower 16 bits (b0 to b15)
K8: 32 bits ( b 0 to b31)
BIN 16-bit data designated by $s 1$ and $s 2$ have to range within -32768 and 32767.
The most significant bit (b15 or b31) in d1 determines, whether data in s1, s2 or d1 are positive (bit $=0$ ) or negative $($ bit $=1$ ).

## I BIN division (16-bit)

BIN 16-bit data in $s 1$ is divided by BIN 16-bit data in s2. The result is stored in d1.


If a word device is used, the result of the operation is stored as 32-bits, and both, the quotient and remainder are stored. The quotient is stored in the least significant 16-bits. The remainder is stored in the most significant 16-bits.

If a bit device is used, 16-bits are used and only the quotient is stored.
BIN 16-bit data designated by s1 and s2 have to range within -32768 and 32767.
The most signigicant bit (b15) in d1 determines, whether data in $s 1, s 2, d 1$ or (d1)+1 is positive (bit $=0$ ) or negative $($ bit $=1$ ).

Operation In the following cases an operation error occurs and the error flag is set:
Errors

- A1 or V were designated by d1 (A Series).
- Division by 0 ( Q Series and System $\mathrm{Q}=$ error code 4100 ).

Program
Example 1

## xP

With leading edge from X5, the following program multiplies 5678 and 1234. The result is stored in D3 and D4.

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | $\begin{aligned} & x_{5} \\ & \text { K5678 } \\ & \text { K1234 } \\ & \mathrm{D} 3 \end{aligned}$ |  | $\begin{array}{l\|ll} \hline \text { LD } & \text { x5 } \\ \text { MULTIP_3_M } & 5678,1234, \text { var_D3 } \end{array}$ |

## Program x

## Example 2

The following program multiplies BIN data at X8 through XF and BIN data at X10 through X1B. The result is output at Y30 through Y3F.


## Program /P

Example 3 With leading edge from $X 3$, the following program divides data at $X 8$ through $X F$ by 3.14. The result is output at Y30 through Y3F.


NOTE
This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 6.2.4 Dx, DxP, D/, D/P

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices
MELSEC A

${ }^{1}$ Refer to chapter "Programming an AnA, AnAS, and AnU CPU" in the Programming Manual for the according number of steps.

Devices MELSEC Q

|  | Devices |  |  |  |  |  |  |  |  | Error Flag | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | File Register | MELSECNET/10 Direct J $\square \square$ |  | Special Function ModuleSp ecial Function Module U $\square$ G $\square$ | IndexRegisterlndexRegisterZn | $\begin{gathered} \text { ConstantCons } \\ \text { tant } \\ \text { K, H (16\#) } \end{gathered}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s1 | - | - | - | - | - | - | - | - | - |  |  |
| s2 | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - | - | SMO | 4 |
| d1 | $\bullet$ | $\bullet$ | $\bullet$ | - | - | - | - | - | - |  |  |

GX IEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC | $\mathrm{D}^{\text {x }}$ | $\begin{aligned} & s 1 \\ & {[s 2]} \\ & \mathrm{d} 1 \end{aligned}$ |  | DMULTI_3_M s1.s2.d1 |

GX Developer


Variables

| Set Data | Meaning | Data Type |  |
| :--- | :--- | :--- | :--- |
|  |  | MELSEC | IEC |
| s1 | Data that will be multiplied or divided, or first number of device <br> storing data that will be multiplied or divided | BIN 32-bit | ANY32 |
| s2 | Data to multiply or divide by, or first number of device storing <br> such data | BIN 32-bit | ANY32 |
| d1 | First number of device storing the operation results of <br> multiplication or division operation | BIN 64-bit | Array [1.2] of <br> ANY32 |

## Functions BIN 32-bit multiplication and division

## Dx BIN multiplication (32-bit)

BIN 32-bit data in s1 is multiplied with BIN 32-bit data in s2. The result is stored in d1.


If the result in d 1 is a bit device, designation is made from the lower bits.
Example:
K1: lower 4 bits (b0 to b3)
K4: lower 16 bits (b0 to b15)
K8: 32 bits (b0 to b31)
If the upper 32 bits of the bit device are required for the result of the multiplication operation, first temporarily store the data in a word device, then transfer the word device data to the bit device designated by (d1)+2 and (d1)+3.
BIN 32-bit data designated by s1 and s2 has to range within -2147483648 and 2147483647.
The most significant bit (b31 or b63) in d1 determines, whether data in s1, s2 or d1 is positive (bit $=0$ ) or negative $($ bit $=1)$.

## D/ BIN division (32-bit)

BIN 32-bit data in s1 is divided by BIN 32-bit data in s2. The result is stored in d1.


If a word device is used, the result of the division operation is stored as array of DINT (64-bit), and both the quotient and remainder are stored. The quotient is stored in the lower array elements (32-bit). The remainder is stored in the upper array elements (32-bit).

If a bit device is used, 32 bits are used and only the quotient is stored.
BIN 32-bit data designated by s1 and s2 has to range within -2147483648 and 2147483647.
The most significant bit (b31) in d1 determines, whether data in $s 1, \mathrm{~s} 2, \mathrm{~d} 1$ or (d1)+2 is positive (bit $=0$ ) or negative $($ bit $=1$ ).

Operation In the following cases an operation error occurs and the error flag is set:
Errors

- A 1 or V were designated by s 1 or s 2 and $\mathrm{A} 0, \mathrm{~A} 1, Z$, and $V$ were designated by d 1 ( $A$ Series).
- Division by 0 (Q Series and System Q = error code 4100).


## Program <br> DxP

Example 1
With leading edge from X 5 , the following program multiplies BIN data in D7 and D8 with BIN data in D18 and D19. The result is stored in D1 through D4.

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC | ${ }_{\text {LD }}^{\text {L }}$ | $\begin{aligned} & \quad \times 5 \\ & 07 \\ & 018 \\ & 01 \end{aligned}$ |  |  |

## Program

## Example 2

xP
With leading edge from $X 3$, the following program multiplies data at $X 8$ through $X F$ and 3.14 . The result is output at Y30 through Y3F


NOTE This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.
6.2.5 $\quad B+, B+P, B-, B-P$

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - |  |  | $\bigcirc$ |

## Devices

 MELSEC A
${ }^{1}$ Refer to chapter "Programming an AnA, AnAS, and AnU CPU" in the Programming Manual for the according number of steps.

Devices
MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { Error } \\ & \text { Flag } \end{aligned}$ | Numberof $s t e p s ~$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10 |  | Special FunctionModule UTMG | $\begin{gathered} \text { Index } \\ \text { Register } \\ \mathrm{Zn} \end{gathered}$ | $\begin{aligned} & \text { Constants } \\ & \mathrm{K}, \mathrm{H}(16 \#) \end{aligned}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - | SMO |  |
| d | - | - | - | - | - | - | - | - | - | smo | 3 |
| s1 | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - |  |  |
| s2 | $\bullet$ | $\bullet$ | - | $\bullet$ | $\bullet$ | $\bullet$ | - | $\bullet$ | - | Sm0 | 4 |
| d1 | - | $\bullet$ | - | $\bullet$ | - | - | - | - | - |  |  |

GXIEC Developer


GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | Addition or subtraction data, or first number of device storing addition or <br> subtraction data |  |
| d | Data to be added to or subtracted from, or first number of device storing such <br> data |  |
| s1 | Data to be added to or subtracted from, or first number of device storing such <br> data | BCD 4-digit |
| s2 | Addition or subtraction data, or first number of device storing addition or <br> subtraction data |  |
| d1 | First number of device storing addition or subtraction data |  |

## Functions BCD 4-digit addition and subtraction operations

## B+ BCD addition (4-digit)

- Variation 1 :

BCD 4-digit data in $d$ is added to BCD 4-digit data in $s$. The result of the addition is stored in $d$.


- Variation 2 :

BCD 4-digit data in s1 is added to BCD 4-digit data in s2. The result is stored in d1.

| s1 |  |  |  | s2 |  |  |  |  | d1 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 5 | 6 | 7 | 8 | + | 1 | 2 | 3 | 4 | $\Rightarrow$ | 6 | 9 | 1 | 2 |

BCD 4-digit data designated by $s, d, s 1, s 2$, and d1 have to range within 0 and 9999 . Undesignated digits are read as 0 (e.g. $12=0012$ ).
If the result of the addition exceeds 9999, the higher bits are ignored (overflow). The carry flag in this case is not set.

| 6 | 4 | 3 | 2 |
| :--- | :--- | :--- | :--- | | 3 | 5 | 8 | 3 |
| :--- | :--- | :--- | :--- | | 0 | 0 | 1 | 5 |
| :---: | :---: | :---: | :---: | :---: |

## $B-\quad B C D$ subtraction (4-digit)

## - Variation 1 :

$B C D$ 4-digit data in $s$ is subtracted from BCD 4-digit data in d . The result is stored in d .


[^6]- Variation 2 :

BCD 4-digit data in s 2 is subtracted from BCD 4-digit data in s1. The result is stored in d 1 .

| s1 |  |  |  | s2 |  |  |  |  | d1 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 6 | 7 | 8 | - | 0 | 2 | 3 | 4 | $\Rightarrow$ | 0 | 4 | 4 | 4 |
| $\backslash 1$ |  |  |  |  |  |  |  |  |  |  |  |  |  |

${ }^{1}$ Undesignated digits are read as 0.

BCD 4-digit data designated by $\mathrm{s}, \mathrm{d}, \mathrm{s} 1, \mathrm{~s} 2$, and d 1 have to range within 0 and 9999 .
If the result of the subtraction operation is negative, the minuend is reduced by the number of steps determined by the subtrahend. The carry flag in this case is not set.

| 0 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- | | 0 | 0 | 0 | 3 |
| :--- | :--- | :--- | :--- | :--- |$\Rightarrow$| 9 | 9 | 9 | 8 |
| :---: | :---: | :---: | :---: |

In the further course of a program, make sure that either positive or negative results are treated adequately.

Operation In the following cases an operation error occurs and the error flag is set:

## Errors

- The BCD 4-digit data designated by s, d, s1, s2, or d1 exceed the relevant device range of 0 to 9999 (Q series and System Q = error code 4100).


## Program

## Example 1

$B+P(s, d)$
The following program adds BCD data 5678 to BCD data 1234. The result is stored in D993 and output at Y30 through Y3F.
The first line of the program, with leading edge from SM400 stores the value 5678 in D993.
The following program step adds BCD data 1234 to BCD data in D993.
The MOV instruction in the last program step outputs the result in D993 at Y30 through Y3F.


## Program

Example 2

B-P (s, d)
The following program subtracts BCD data 4321 from BCD data 7654 . The result is stored in D10 and output at Y30 through Y3F.

The first line of the program, with leading edge from SM400 stores the value 7654 in D10.
The following program step subtracts BCD data 4321 from BCD data in D10.
The MOV instruction in the last program step outputs the result in D10 at Y30 through Y3F.


## Program $\quad B+P$ (s1, s2, d1)

## Example 3

With leading edge from X20, the following program adds BCD data in D 3 to BCD data in Z 1 . The result is output at Y 8 through Y 17 .


Program
Example 4
B-P (s1, s2, d1)
With leading edge from X20, the following program subtracts BCD data in D20 from BCD data in D10. The result is stored in R10.


### 6.2.6 DB+, DB+P, DB-, DB-P

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

## Devices

 MELSEC A
${ }^{1}$ Refer to chapter "Programming an AnA, AnAS, and AnU CPU" in the Programming Manual for the according number of steps.
${ }^{2}$ AnA, AnAS, and AnU CPUs only.
Devices
MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { Error } \\ & \text { Flag } \end{aligned}$ | Numberof steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10 Direct J $\square$ |  | Special Module UПG | $\begin{aligned} & \text { Index } \\ & \text { Register } \\ & \mathrm{Zn} \end{aligned}$ | $\begin{aligned} & \text { Constants } \\ & \text { K, H (16\#) } \end{aligned}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - |  |  |
| d | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - | - | - | - | SM0 | 3 |
| s1 | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - | - |  |  |
| s2 | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - | - | SMO | 4 |
| d1 | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - | - | - |  |  |

GXIEC
Developer


GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | Addition or subtraction data, or first number of device storing addition or <br> subtraction data |  |
| d | Data to be added to or subtracted from, or first number of device storing such <br> data |  |
| s1 | Data to be added to or subtracted from, or first number of device storing such <br> data | BCD 8-digit |
| s2 | Addition or subtraction data, or first number of device storing addition or <br> subtraction data |  |
| d1 | First number of device storing addition or subtraction data |  |

## Functions BCD 8-digit addition and subtraction operations

## DB+ BCD addition (8-digit)

- Variation 1 :

BCD 8-digit data in d is added to BCD 8-digit data in $s$. The result is stored in d.

${ }^{1}$ Undesignated digits are read as 0 .

- Variation 2 :

BCD 8-digit data in $s 1$ is added to BCD 8-digit data in s2. The result is stored in d1.

| (s1) +1 |  |  |  | s1 |  |  |  | (s2)+1 |  |  |  |  | s2 |  |  |  | (d1) +1 |  |  |  |  | d1 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 5 | 6 | 7 | 8 | 9 | 1 | 2 | 3 | $+$ | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | $\Rightarrow$ | 5 | 8 | 0 | 2 | 3 | 6 | 9 | 0 |

${ }^{1}$ Undesignated digits are read as 0.

BCD 8-digit data designated by s, d, s1, and d1 have to range within 0 and 99999999 . Undesignated digits are read as 0 (e.g. $12345=00012345$ ).

If the result of the addition exceeds 99999999, the higher bits are ignored (overflow). The carry flag in this case is not set.

$$
\begin{array}{|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|}
\hline 9 & 9 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline
\end{array} \begin{array}{|l|l|l|l|l|l|l|l|l|}
\hline 0 & 1 & 6 & 5 & 4 & 3 & 2 & 1 \\
\hline 0 & 0 & 6 & 5 & 4 & 3 & 2 & 1 \\
\hline
\end{array}
$$

## DB- BCD subtraction (8-digit)

- Variation 1 :

BCD 8-digit data in s is subtracted from BCD 8-digit data in d . The result is stored in d .


[^7]- Variation 2 :

BCD 8-digit data in s2 is subtracted from BCD 8-digit data in s1. The result is stored in d1.

${ }^{1}$ Undesignated digits are read as 0

BCD 8-digit data designated by s, d, s1, and d1 have to range within 0 and 99999999 . Undesignated digits are read as 0 (e.g. $12345=00012345$ ).

If the result of the subtraction operation is negative, the minuend is reduced by the number of steps determined by the subtrahend. The carry flag in this case is not set.


In the further course of a program, make sure that either positive or negative results are treated adequately.

Operation In the following cases an operation error occurs and the error flag is set:
Errors

0 to 99999999 ( $Q$ series and System $Q=$ error code 4100 ).

Program

## Example 1

DB+P (s, d)
The following program adds BCD data 12345600 to BCD data 34567000. The result is stored in D887 and D888 and output at Y30 through Y4F.
The first line of the program, with leading edge from SM400 stores the value 12345600 in D887 and D888.
The following program step adds BCD data 34567000 to BCD data in D887 and D888.
The DMOVP instruction in the last program step outputs the result in D887 and D888 at Y30 through Y4F.


Program Example 2

DB-P (s, d)
The following program subtracts BCD data 12345678 from BCD data 98765432 . The result is stored in D100 and D101 and output at Y30 through Y4F.
The first line of the program, with leading edge from SM400 stores the value 98765432 in D100 and D101.

The following program step subtracts BCD data 12345678 from BCD data in D100 and D101.
The DMOVP instruction in the last program step outputs the result in D100 and D101 at Y30 through Y4F.


## Program <br> DB+P (s1, s2, d1)

## Example 3

With leading edge from X20, the following program adds BCD data in D3 and D4 to BCD data in Z and V . The result is stored in R10 and R11.

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC | LD ${ }_{\text {LE }+\mathrm{P}}$ | $\begin{aligned} & x_{20} \\ & z_{3} \\ & R_{10} \end{aligned}$ |  |  |

NOTE This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details refer to Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 6.2.7 $B x, B x P, B /, B / P$

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\ominus$ | $\ominus$ | $\ominus$ | $\ominus$ | $\bigcirc$ | $\bigcirc$ |

Devices MELSEC A

${ }^{1}$ Refer to chapter "Programming an AnA, AnAS, and AnU CPU" in the Programming Manual for the according number of steps.

Devices
MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | ErrorFlag | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10 Direct Ja |  |  | $\begin{aligned} & \text { Index } \\ & \text { Register } \\ & \mathrm{Zn} \end{aligned}$ | $\begin{aligned} & \text { Constants } \\ & \mathrm{K}, \mathrm{H}(16 \#) \end{aligned}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s1 | $\bullet$ | $\bullet$ | - | $\bullet$ | $\bullet$ | - | - | $\bullet$ | - |  |  |
| s2 | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - | - | - | - | - | Sm0 | 4 |
| d1 | $\bullet$ | $\bullet$ | - | $\bullet$ | - | - | - | - | - |  |  |

GX IEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | $\begin{aligned} & s 1 \\ & s 1 \\ & s 2 \\ & d 1 \end{aligned}$ |  | BMULTI_M s1.s2.d1 |

GX Developer


Variables

| Set Data | Meaning | Data Type |  |
| :--- | :--- | :--- | :--- |
|  |  | MELSEC | IEC |
| s1 | Data that will be multiplied or divided, or first number of <br> device storing data that will be multiplied or divided | BCD 4-digit | WORD |
| s2 | Data to multiply or divide by, or first number of device <br> storing such data | BCD 4-digit | WORD |
| d1 | First number of device storing the operation results of <br> multiplication or division operation | BCD 8-digit | 2 Arrays of WORD |

## Functions $\quad$ BCD 4-digit multiplication and division operations

## Bx BCD multiplication (4-digit)

BCD 4-digit data in s1 is multiplied with BCD 4-digit data in s2. The result is stored in d1.


BCD 4-digit data designated by s1 and s2 have to range within 0 and 9999.

## B/ BCD division (4-digit)

BCD 4-digit data in s 1 is divided by BCD 4-digit data in s 2 . The result is stored in d 1 .


The result of the division is stored in two 16-bit WORD arrays. The lower array stores the quotient (BCD 4-digit) and the upper array stores the remainder (BCD 4-digit).
If $d$ is a bit device, the remainder of the division is not stored.
$\begin{array}{ll}\text { Operation } & \text { In the following cases an operation error occurs and the error flag is set: } \\ \text { Errors } & \text { The BCD 4-digit data at } s 1, \mathrm{~s} 2 \text {, or } \mathrm{d} \text { exceed the relevant device range (error code: 4101). } \\ & \text { Division by } 0 \text { ( } Q \text { series and System } Q=\text { error code } 4100 \text { ). }\end{array}$

## Program

## Example 1

BxP
With leading edge from $X B$, the following program multiplies $B C D$ data at $X 0$ through $X F$ with BCD data in D8. The result is stored in D0 and D1.


[^8]
## Program B/P

## Example 2

With leading edge from SM400, the following program divides BCD data 5678 by BCD data 1234. The result is stored in D502 and the remainder is stored in D503. The last program step outputs the quotient in D502 at Y30 through Y3F.

${ }^{1}$ Dividend
${ }^{2}$ Divisor
${ }^{3}$ Quotient
${ }^{4}$ Remainder

NOTE This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 6.2.8 DBx, DBxP, DB/, DB/P

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | 0 | 0 |  |

## Devices

 MELSEC A
${ }^{1}$ Refer to chapter "Programming an AnA, AnAS, and AnU CPU" in the Programming Manual for the according number of steps.

Devices MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { Error } \\ & \text { Flag } \end{aligned}$ | Numberof steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10 |  | Special Module Modale | $\begin{gathered} \text { Index } \\ \text { Register } \\ \text { Zn } \end{gathered}$ | $\begin{aligned} & \text { Constants } \\ & \text { K, H (16\#) } \end{aligned}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s1 | $\bullet$ | $\bullet$ | - | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - |  |  |
| s2 | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - | - | Sm0 | 4 |
| d1 | $\bullet$ | $\bullet$ | $\bullet$ | - | - | - | - | - | - |  |  |

GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC |  |  |  | DBMULTIM s1.s2.d1 |

GX
Developer


Variables

| Set DataSet <br> Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s1 | Data that will be multiplied or divided, or first number of device storing data that <br> will be multiplied or divided | BCD 8-digit |
| s2 | Data to multiply or divide by, or first number of device storing such data | BCD 8-digit |
| d1 | First number of device storing the operation results of multiplication or division <br> operation | BCD 16-digit |

## Functions

BCD 8-digit multiplication and division operations

## DBx BCD multiplication (8-digit)

BCD 8-digit data in s1 is multiplied with BCD 8-digit data in s2. The result is stored in d1.


If the result in d 1 is a bit device, designation is made from the lower bits.
Example:
K1: lower 4 bits (b0 to b3)
K4: lower 16 bits (b0 to b15)
K8: 32 bits (b0 to b31)
BCD 8-digit data designated by s1 and s2 have to range within 0 and 99999999 . Undesignated digits are read as 0 (e.g. $12345=00012345$ ).

## DB/ BCD division (8-digit)

BCD 8-digit data in $s 1$ is divided by BCD 8-digit data in s2. The result is stored in d 1 .


The result of the division is stored in two 32-bit WORD arrays. The lower array stores the quotient (BCD 8-digit) and the upper array stores the remainder (BCD 8-digit).

If $d$ is a bit device, the remainder of the division is not stored.

Operation In the following cases an operation error occurs and the error flag is set:

## Errors

- The BCD 8-digit data at $s 1, \mathrm{~s} 2$, or d exceed the relevant device range (error code: 4101).
- Division by 0 ( Q series and System $\mathrm{Q}=$ error code 4100 ).


## Program

## Example 1

DBxP
With leading edge from SM400, the following program multiplies BCD data 68347125 with BCD data 576682 . The result is stored in D502 through D505. The following program step outputs the upper eight digits (D504, D505) at Y30 through Y4F.


## Program

## Example 2

DB/P
With leading edge from $X B$, the following program divides BCD data at X20 through X3F by BCD data in D8 and D9. The result is stored in D765 through D768.

${ }^{1}$ Dividend
${ }^{2}$ Divisor
${ }^{3}$ Quotient
${ }^{4}$ Remainder

NOTE This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 6.2.9 E+, E+P, E-, E-P

## CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\ominus^{1}$ |

${ }^{1}$ Not available for Q00JCPU, Q00CPU and Q01CPU

Devices MELSEC Q


GX IEC Developer


GX
Developer


Variables

NOTE Within the IEC editors please use the IEC commands.

## Functions Floating point data addition and subtraction operations

## E+ Floating point data addition

- Variation 1:

Floating point data in d is added to floating point data in s . The result is stored in d .

${ }^{1}$ Floating point data, data type real number

- Variation 2:

Floating point data in s 1 is added to floating point data in s 2 . The result is stored in d 1 .

${ }^{1}$ Floating point data, data type real number

Floating point data designated by s, $\mathrm{d}, \mathrm{s} 1, \mathrm{~s} 2$, and d1 have to range within:
$0, \pm 2^{-127} \leq(s, d, s 1, s 2, d 1)< \pm 2^{129}$

## E- $\quad$ Floating point data subtraction

- Variation 1:

Floating point data in $s$ is subtracted from floating point data in $d$. The result is stored in d .

${ }^{1}$ Floating point data, data type real number

## - Variation 2 :

Floating point data in s 2 is subtracted from floating point data in s 1 . The result is stored in d 1 .

${ }^{1}$ Floating point data, data type real number

Floating point data designated by $\mathrm{s}, \mathrm{d}, \mathrm{s} 1, \mathrm{~s} 2$, and d 1 have to range within:
$0, \pm 2^{-127} \leq(s, d, s 1, s 2, d 1)< \pm 2^{129}$

Operation In the following cases an operation error occurs and the error flag is set:

- The floating point data in $\mathrm{s}, \mathrm{d}, \mathrm{s} 1, \mathrm{~s} 2$, or d1 exceed the relevant device range (error code 4100).

Program
Example 1
E+P (s, d)
With leading edge from X20, the following program adds floating point data in D3 and D4 to floating point data in D10 and D11. The result is stored in D3 and D4.


Program

## Example 2

E-P (s, d)
With leading edge from SM400, the following program subtracts floating point data in D10 and D11 from floating point data in D20 and D21. The result is stored in D20 and D21.


Program Example 3
$E+P(s 1, s 2, d)$
With leading edge from X20, the following program adds floating point data in D3 and D4 to floating point data in D10 and D11. The result is stored in R0 and R1.


## Program

## Example 4

E-P (s1, s2, d)
With leading edge from SM400, the following program subtracts floating point data in D20 and D21 from floating point data in D10 and D11. The result is stored in D30 and D31.


NOTE
This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.
6.2.10 Ex, ExP, E/, E/P

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\ominus^{1}$ |

${ }^{1}$ Not available for Q00JCPU, Q00CPU and Q01CPU

## Devices

 MELSEC Q|  | Usable Devices |  |  |  |  |  |  |  |  | $\begin{gathered} \text { Error } \\ \text { Flag } \end{gathered}$ | $\begin{aligned} & \text { Number } \\ & \text { of steps } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10 Direct J■ |  | Special <br> Function <br> Module <br> U $\square \mathrm{G} \square$ | $\begin{aligned} & \text { Index } \\ & \text { Register } \\ & \text { Zn } \end{aligned}$ | $\underset{\mathbf{E}}{\text { Constants }}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  | U |  |  |
| s1 | - | $\bullet$ | - | - | $\bullet$ | - | - | - | - | SM0 | 4 |
| s2 | - | $\bullet$ | - | - | $\bullet$ | $\bullet$ | - | - | - |  |  |
| d1 | - | $\bullet$ | - | - | - | - | - | - | - |  |  |

GX IEC Developer


GX Developer $\square$

Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s 1$ | Data that will be multiplied or divided, or first number of device storing data that <br> will be multiplied or divided |  |
| s2 | Data to multiply or divide by, or first number of device storing such data | Real number |
|  | First number of device storing the operation results of multiplication or division <br> operation |  |

NOTE Within the IEC editors please use the IEC commands.

## Functions Floating point data multiplication and division operations

Ex Floating point data multiplication
Floating point data in s1 is multiplied with floating point data in s2. The result is stored in d 1 .

${ }^{1}$ Floating point data, data type real number

Floating point data designated by $\mathrm{s} 1, \mathrm{~s} 2$, and d1 have to range within:
$0, \pm 2^{-127} \leq(s 1, s 2, d 1)< \pm 2^{129}$

## E/ Floating point data division

Floating point data in s 1 is divided by floating point data in s 2 . The result is stored in d 1 .

${ }^{1}$ Floating point data, data type real number

Floating point data designated by s1, s2, and d1 have to range within:
$0, \pm 2^{-127} \leq(s 1, s 2, d 1)< \pm 2^{129}$

Operation In the following cases an operation error occurs and the error flag is set:
Errors - The floating point data at $s 1$, s2, or d1 exceed the relevant device range (error code 4100).

- Division by 0 (error code 4100).


## Program

## Example 1

## ExP

With leading edge from X20, the following program multiplies floating point data in D3 and D4 with floating point data in D10 and D11. The result is stored in R0 and R1.


Program E/P
Example 2
With leading edge from SM400, the following program divides floating point data in D10 an D11
by floating point data in D20 and D21. The result is stored in D30 and D31.


NOTE This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 6.2.11 $B K+, B K+P, B K-, B K-P$

## CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

Devices MELSEC Q


GX IEC Developer


GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s1 | Data to be added to or subtracted from, or first number of device storing such <br> data |  |
| s2 | Addition or subtraction data, or first number of device storing addition or <br> subtraction data | BIN 16-bit |
| d | First number of device storing results of operation |  |
| n | Number of data blocks |  |

NOTE Within the IEC editors please use the IEC commands.

## Functions BIN block addition and subtraction operations

## BK+ BIN block addition

An addition operation instruction for BIN block data consists of the instruction itself, two designated devices s1 and s2 to be added, a device d to store the result, and the number of data blocks to be added.

It adds the nth 16-bit block in s1 to the nth 16-bit block in s2, beginning with the first number of device. The result of each block addition is stored in d .


The addition operation is conducted in 16-bit units.
The constant designated by s1 must be BIN 16-bit data ranging from -32768 to 32767 .


The most significant bit of each block determines, whether data in s1, s2 or $d$ are positive (bit $=0$ ) or negative (bit =1).
If the least significant bit of a block is fallen below or the most significant bit of a block is exceeded, the carry flag is not set.

## BK- BIN block subtraction

A subtraction operation instruction for BIN block data consists of the instruction itself, two designated devices s1 and s2 to be added, a device d to store the result, and the number of data blocks to be subtracted.

It subtracts the nth 16 -bit block in $s 2$ from the nth 16 -bit block in $s 1$, beginning with the first number of device. The result of each block addition is stored in d .


The subtraction operation is conducted in 16-bit units.
The constant designated by s2 must be BIN 16-bit data ranging from -32768 to 32767 .


The most significant bit of each block determines, whether data in s1, s2 or d are positive (bit $=0$ ) or negative (bit = 1).
If the least significant bit of a block is fallen below or the most significant bit of a block is exceeded, the carry flag is not set.

Operation In the following cases an operation error occurs and the error flag is set:

- The number of data blocks in s1, s2 or d exceeds the relevant device range.
- The device $s 1$ overlaps with the devices $s 2$ or $d$.


## Program

## Example 1

BK + P
With leading edge from X20, the following program adds BIN block data beginning from D100 to BIN block data beginning from RO. The result of the operation is stored beginning from D200. The number of blocks (4) added is stored in DO.


## Program

## Example 2

## BK-P

With leading edge from $\mathrm{X1C}$, the following program subtracts a constant 8765 from BIN block data beginning from D100. The result of the operation is stored beginning from R0. The number of data blocks (3) subtracted is designated by a constant K3.


### 6.2.12 \$+, \$+P

## CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\boldsymbol{Q}^{1}$ |

${ }^{1}$ Not available for Q00JCPU, Q00CPU and Q01CPU

Devices MELSEC Q


GX IEC Developer


GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | Data to be linked, or first number of device storing such data |  |
| $d$ | First number of device storing results of operation | Character string |
| s1 | Data to be linked, or first number of device storing such data |  |
| s2 | Data to be linked, or first number of device storing such data |  |
| $d 1$ | First number of device storing results of operation |  |

## Functions Character string linking operations

## \$+ Character string linking

- Variation 1:

Character string data in $s$ is appended to character data in $d$. The linked character string is stored in d.

The linked character string begins with the character at the least significant byte in d and ends with the code " OOH " in s.

|  | b15---b8 b7---b0 |  | b15-- - b8 b7--- - b0 |  | b15-- b8 b7--- b0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| d | 42н (B) ${ }_{\text {41 }}$ (A) | S | 32н (2) 31н (1) | d | 42н (B) ¢ $^{\text {41H (A) }}$ |
| d+1 | 44н (D) | S+1 | 34н (4) ${ }^{\text {(4) }}$ 33 (3) | d+1 | 44н (D) |
| d+2 | 00H | S+2 | 36н (6) 35 н (5) | d+2 | 31н (1) ${ }^{\text {(1) }}$ 45 (E) |
| "ABCDE" |  | S+3 | 00H | d+3 | 33н (3) : 32н (2) |
|  |  |  | "123456" | d+4 | 35H (5) ${ }^{\text {34 }}$ (4) |
|  |  |  |  | d+5 | 00H |
|  |  |  |  |  | "ABCDE123456" |

The code " OOH " indicates the end of a character string. When two strings are linked, in the first string this code is ignored and the " OOH " of the second string marks the end of the linked string.

## - Variation 2 :

Character string data in s2 is appended to character string data in s1. The linked character string is stored in d 1 .
The linked character string begins with the character at the least significant byte in s1 and ends with the code " 00 H " in s2.

| $\begin{aligned} & \text { s1 } \\ & (\mathrm{s} 1)+1 \\ & (\mathrm{~s} 2)+2 \end{aligned}$ | b15-- - b8 b7--- b0 | b15-- - b8 b7--- - b0 |  |  | $\rightarrow \stackrel{d 1}{(d 1)+1}$ | b15-- - b8 b7--- - b0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 46H (F) | $\begin{gathered} s 2 \\ +(\mathrm{s} 2)+1 \\ (\mathrm{~s} 2)+2 \end{gathered}$ | $35 \mathrm{H}(5)$ $31 \mathrm{H}(1)$ <br> 先  |  |  | 46H (F) | 48H (H) |
|  | 2Dн (-) : 41н (A) |  | 39H (9) | 33H (3) |  | 2Dн (-) | 41н (A) |
|  | 00H |  | 00H | 41н (A) | (d1)+2 | 35н (5) | 31н (1) |
|  |  |  |  |  | (d1) +3 | 39н (9) | 33H (3) |
|  |  |  |  |  | (d1)+4 | 00н | 41H (A) |

The code " 00 H " indicates the end of a character string. When two strings are linked, in the first string this code is ignored and the " 00 H " of the second string marks the end of the linked string.

Operation In the following cases an operation error occurs and the error flag is set:
Errors

- The linked character string cannot be stored (error code 4100).
- The storage device numbers designated by $s, d, s 1, s 2$, and d1 overlap (error code 4101).


## Program

## Example 1

S+P
With leading edge from X0, the following program links character string data in D10 through D12 to the character string "ABCD". The linked character string is stored in D10 through D14.

1 " 00 H " indicates the end of character strings and is stored automatically.

## Program S+

Example 2
While X0 is set (1), the following program links character string data in D10 through D12 to a character string "ABCD". The linked character string is stored from D101 through D104.


1 " 00 H " indicates the end of character strings and is stored automatically.
NOTE This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 6.2.13 INC, INCP, DEC, DECP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

## Devices

MELSEC A

${ }^{1}$ Refer to chapter "Programming an AnA, AnAS, and AnU CPU" in the Programming Manual for the according number of steps.

## Devices <br> MELSEC Q



GX IEC Developer

| MELSEC Instruction List |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: |
| MELSEC | INC $\square$ | $\underset{\mathrm{dN}}{\substack{\text { ENCM M } \\-\mathrm{ENO} \\ \hline}}$ | ${ }^{\text {inc_m }}$ |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| d | First number of device conducted by INC (add 1) or DEC (subtract 1) operation. | BIN 16-bit |

## Functions BIN 16-bit increment and decrement operations

## INC BIN 16-bit increment

Adds 1 to device designated by d (16-bit).


If the content of $d$ is 32767 , the result after incrementing is -32768 .

## DEC BIN 16-bit decrement

Subtracts 1 from device designated by d (16-bit).


If the content of $d$ is 0 , the result after decrementing is -1 .
If the content of d is $\mathbf{- 3 2 7 6 8}$, the result after decrementing is 32767 .

Program
Example 1

INCP
With leading edge from $X 8$, the following program outputs the actual value of the counter (nominal value = 9999) C0 through C20 (C0 plus $Z 1$ ) at $Y 30$ through $Y 3 F$ as BCD data. $Z 1$ is reset ( RST Z 1 ), if Z 1 is equal to 21 ( $\mathrm{LD}=\mathrm{K} 21 \mathrm{Z1}$ ) or if the reset input X 7 is set.


## Program DECP

## Example 2

The following example shows a down counter program. With leading edge from X 7 , this program stores a value 100 in D8. While M38 is not set, data in D8 is decremented by 1 with leading edge from X8. At D8 $=0, \mathrm{M} 38$ is set.


### 6.2.14 DINC, DINCP, DDEC, DDECP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | 0 | 0 |  |

Devices MELSEC A

${ }^{1}$ Except for AnN CPU
${ }^{2}$ Refer to chapter "Programming an AnA, AnAS, and AnU CPU" in the Programming Manual for the according number of steps.

${ }^{1}$ The number of steps depends on the device and the type of CPU.
If a QnA-CPU or a System Q single processor CPU is used: 2
If a System $Q$ multi processor CPU is used with internal word devices (except for file register ZR): 3
constants: 3
Bit Devices, whose device numbers are multiplies of 16 , whose digit designation is K8, and which use no index qualification:
If a System Q multi processor CPU is used with devices other than above mentioned: 2

GXIEC
Developer

| MELSEC Instruction List |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: |
| MELSEC | DINC | d |  |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| d | First number of device conducted by INC (add 1) or DEC (subtract 1) operation. | BIN 32-bit |

## Functions BIN 32-bit increment and decrement operations

## DINC BIN 32-bit increment

Adds 1 to device designated by d (32-bit).


If the content of $d$ is 2147483647, the result after incrementing is $\mathbf{- 2 1 4 7 4 8 3 6 4 8}$.

## DDEC BIN 32-bit decrement

Subtracts 1 from device designated by d (16-bit).


If the content of $d$ is 0 , the result after decrementing is -1 .
If the content of $d$ is $\mathbf{- 2 1 4 7 4 8 3 6 4 7 , ~ t h e ~ r e s u l t ~ a f t e r ~ d e c r e m e n t i n g ~ i s ~} 2147483647$.

Program

## Example 1

DINCP
With leading edge from XO , the following program adds 1 to data in D0.

| MELSEC Instruction List |  |  | Ladder Diagram |  | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | LD DINCP |  | $\square 1^{x 0}$ |  | $\begin{aligned} & \text { LD } \\ & \text { DINCP_M } \end{aligned}$ | $\begin{aligned} & \text { xo } \\ & \text { var_oo } \end{aligned}$ |

## Program

## Example 2

DINCP
With leading edge from X 0 , the following program adds 1 to data at X 10 through X 27 . The result is stored in D3 and D4.


Program
Example 3
DDECP
With leading edge from X0, the following program subtracts 1 from data in D0.


Program
Example 4
DDECP
With leading edge from X 0 , the following program subtracts 1 from data in X 10 through X 27 . The result is stored in D3 and D4.


[^9]
### 6.3 Data Conversion Instructions

The following instructions convert different data types:

| Conversion | MELSEC Instruction in MELSEC Editor | MELSEC Instruction in IEC Editor |
| :---: | :---: | :---: |
| $\begin{aligned} & \text { BIN (16-/32-bit) } \\ & \downarrow \mathrm{V} \text { ) }(4-/ 8 \text {-digit) } \end{aligned}$ | BCD | BCD_M |
|  | BCDP | BCDP_M |
|  | DBCD | DBCD_M |
|  | DBCDP | DBCDP_M |
| $\begin{aligned} & \text { BCD (4-/8-digit) } \\ & \operatorname{BIN}(16-/ 32-\text { bit }) \end{aligned}$ | BIN | BIN_M |
|  | BINP | BINP_M |
|  | DBIN | DBIN_M |
|  | DBINP | DBINP_M |
| BIN (16-/32-bit)Floating Point Data | FLT | FLT_M |
|  | FLTP | FLTP_M |
|  | DFLT | DFLT_M |
|  | DFLTP | DFLTP_M |
| Floating Point DataBIN $(16-/ 32-$ bit $)$ | INT | INT_MD |
|  |  | INT_E_MD |
|  | INTP | INT_P_MD |
|  |  | INT_P_E_MD |
|  | DINT | DINT_MD |
|  |  | DINT_E_MD |
|  | DINTP | DINT_P_MD |
|  |  | DINT_P_E_MD |
| BIN 16-bitBIN 32-bit | DBL | DBL_M |
|  | DBLP | DBLP_M |
| $\text { BIN } 32 \text {-bit }$BIN 16-bit | WORD | WORD_M |
|  | WORDP | WORDP_M |
| BIN (16-/32-bit)GRAY CODE Data | GRY | GRY_M |
|  | GRYP | GRYP_M |
|  | DGRY | DGRY_M |
|  | DGRYP | DGRYP_M |
| GRAY CODE Data BIN (16-/32-bit) | GBIN | GBIN_M |
|  | GBINP | GBINP_M |
|  | DGBIN | DGBIN_M |
|  | DGBINP | DGBINP_M |
| Sign Reversal <br> BIN (16-/32-bit) <br> (Complement of 2 ) | NEG | NEG_M |
|  | NEGP | NEGP_M |
|  | DNEG | DNEG_M |
|  | DNEGP | DNEGP_M |
| Sign Reversal Floating Point Data | ENEG | ENEG_M |
|  | ENEGP | ENEGP_M |
| BIN Block (16-bit) BCD Block (4-digit) | BKBCD | BKBCD_M |
|  | BKBCDP | BKBCDP_M |


| Conversion | MELSEC Instruction <br> in <br> MELSEC Editor | MELSEC Instruction <br> in <br> IEC Editor |
| :---: | :---: | :---: |
| BCD Block (4-digit) |  |  |
| BIN Block (16-bit) |  |  |$\quad$ BKBIN $\quad$ BKBIN_M

### 6.3.1 BCD, BCDP, DBCD, DBCDP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices MELSEC A

${ }^{1}$ Refer to chapter "Programming an AnA, AnAS, and AnU CPU" in this Programming Manual for the
according number of steps.
Devices MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | $\begin{gathered} \text { Error } \\ \text { Flag } \end{gathered}$ | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10 Direct J $\square$ |  | Special <br> Function Module <br> U $\square \mathbf{G} \square$ | IndexRegisterZn | $\begin{aligned} & \text { Constant } \\ & \mathrm{K}, \mathrm{H}(16 \#) \end{aligned}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s | - | $\bullet$ | - | - | - | - | - | - | - |  |  |
| d | - | - | - | - | $\bigcirc$ | - | - | - | - |  |  |

GX IEC Developer

| MELSEC Instruction List |  | Ladder Diagram | IEC Instruction List |  |
| :--- | :--- | :--- | :--- | :--- |
| MELSEC |  |  |  |  |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | BIN data, or first number of device storing BIN data. | BIN 16-/32-bit |
| d | First number of device storing BCD data. | BCD 4-/8-digit |

## Functions Conversion from BIN data into BCD data

## BCD Conversion from BIN 16-bit data into BCD 4-digit data

BIN data in s (0 to 9999) is converted into BCD data. The result is stored in d.
The most significant two bits of BIN data in s must be reset (0) when converted into BCD 4-digit data.


## DBCD Conversion from BIN 32-bit data into BCD 8-digit data

BIN data in s (0 to 99999999) is converted into BCD data. The result is stored in d.
The most significant five bits of BIN data in s must be reset (0) when converted to BCD 8-digit data.


Operation In the following cases an operation error occurs and the error flag is set:

## Errors

- BIN 16-bit data in s exceeds the relevant device range of 0 to 9999 ( Q series and System $\mathrm{Q}=$ error code 4100).
- BIN 32-bit data in s+1 or s exceed the relevant device range of 0 to 99999999
( $Q$ series and System $Q=$ error code 4100).

Program
Example
BCDP
With leading edge from SM400, the following program outputs the current value in C 4 (5678) to Y20 through Y2F. The output module displays the value on the display unit.


[^10]
### 6.3.2 BIN, BINP, DBIN, DBINP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices
MELSEC A

${ }^{1}$ Refer to chapter "Programming an AnA, AnAS, and AnU CPU" in this Programming Manual for the
according number of steps.
Devices MELSEC Q

|  |  |  |  |  | ble De |  |  |  |  | Error | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ |  | $\mathrm{ET} / 10$ | Special Function | Index Register | Constant | Other |  |  |
|  | Bit | Word |  | Bit | Word | U-\Gロ |  |  | U |  |  |
| s | - | $\bullet$ | - | - | $\bullet$ | - | - | - | - | SM0 | 3 |
| d | - | - | - | - | - | - | - | - | - |  |  |

GX IEC Developer

| MELSEC Instruction List |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: |
| MELSEC |  |  | EIN_M s.d |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | BCD data, or first number of device storing BCD data. | BCD 4-/8-digit |
| d | First number of device storing BIN data. | BIN 16-/32-bit |

## Functions

## Conversion from BCD data into BIN data

## BIN Conversion from BCD 4-digit data into BIN 16-bit data

BCD data in s (0 to 9999) is converted into BIN data. The result is stored in d.
The most significant two bits of BIN data in d must be reset (0) when converted from BCD 4-digit it data.


## DBIN Conversion from BCD 8-digit data into BIN 32-bit data

BCD data in s (0 to 99999999) is converted to BIN data. The result is stored in d.
The most significant five bits of BIN data in d must be reset ( 0 ) when converting from BCD 8-digit data.


[^11]NOTE Due to the switching delay of BCD display units, errors in the program execution might occur with special relays M9036 or M9037 as input condition. In this case BCD data should first be set by a regular input device and then converted (A series only).


Program
Example 1

BINP
With leading edge from SM400, the following program converts BCD data in X10 through X1B into BIN data. The result is stored in D8.

${ }^{1}$ Input power supply
${ }^{2}$ Input module
${ }^{3}$ Available inputs

## Program

## Example 2

DBINP
With leading edge from X 8 , the following program converts BCD data at X 10 through X37 into BIN data. The result is stored in D0 through D1.

${ }^{1}$ Input power supply
${ }^{2}$ Input module

NOTE
$B C D$ data at X10 through X37 exceeding the relevant device range of 2147483647 cannot be processed by 32-bit devices! In this case the values in D0 and D1 become negative. For further datails see chapter "Processing numerical data" in the Programming Manual.

This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual..

### 6.3.3 FLT, FLTP, DFLT, DFLTP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\boldsymbol{\bullet}^{1}$ |

${ }^{1}$ Not available for Q00JCPU, Q00CPU and Q01CPU

## Devices

 MELSEC Q|  | Usable Devices |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { Error } \\ & \text { Flag } \end{aligned}$ | Numberof steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10Direct JTN |  | SpecialFunction Module U $\square$ MG | $\begin{aligned} & \text { Index } \\ & \text { Register } \\ & \mathrm{Zn} \end{aligned}$ | $\begin{aligned} & \text { Constant } \\ & \text { K, H (16\#) } \end{aligned}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| $s$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - | $\bullet$ | - | - | - |  |
| d | - | $\bullet$ | $\bullet$ | - | $\bullet$ | $\bullet$ | - | - | - | - |  |

GX IEC Developer


GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | BIN data, or first number of device storing BIN data. | BIN 16-/32-bit |
| d | First number of device storing floating point data. | Real number |

## Functions Conversion from BIN data into floating point data

## FLT Conversion from BIN 16-bit data into floating point data

BIN 16-bit data in s is converted into floating point data. The result is stored in d .

${ }^{1}$ Floating point data, data type real number

BIN 16-bit data designated by s has to range within -32768 and 32767.

## DFLT Conversion from BIN-32 bit data into floating point data

BIN 32-bit data in s is converted into floating point data. The result is stored in d.

${ }^{1}$ Floating point data, data type real number

BIN 32-bit data designated by s and s+1 have to range within -2147483648 and 2147483647.
Due to the fact that floating point data (data type real number) is processed by simple 32-bit procedures, the number of significant bits is 24 for a binary display, or approx. 7 digits for a decimal display.

The result of the conversion is rounded off at the 25 th bit. All higher bits are eliminated. For this reason, if the resulting integer exceeds a range of -16777216 to 16777215 (BIN 24-bit value), errors may occur in the conversion.


[^12]
## Program

## Example 1

## FLTP

With leading edge from SM400, the following program converts BIN 16-bit data in D20 into floating point data. The result is stored in D0 and D1.

${ }^{1}$ BIN 16-bit data
${ }^{2}$ Floating point data, data type real number

## Program

## Example 2

DFLTP
With leading edge from SM400, the following program converts BIN 32-bit data in D20 and D21
into floating point data. The result is stored in D0 and D1.

${ }^{1}$ BIN 32-bit data
${ }^{2}$ Floating point data, data type real number
${ }^{3}$ Conversion error, because there are 7 significant digits

NOTE These programs will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 6.3.4 INT, INTP, DINT, DINTP

## CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\bullet^{1}$ | $\bullet^{1}$ | $\bullet$ | $\boldsymbol{\bullet}^{2}$ |

${ }^{1}$ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.
${ }^{2}$ Not available for Q00JCPU, Q00CPU and Q01CPU

## Devices

MELSEC Q


GX IEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instructio |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | s |  | INT_MD | s.d |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | Floating point data, or first number of device storing floating point data. | Real number |
| d | First number of device storing BIN data. | BIN 16-/32-bit |

## Functions Conversion from floating point data into BIN data

## INT Conversion from floating point data into BIN 16-bit data

Floating point data in s is converted into BIN 16-bit data. The result is stored in d.

${ }^{1}$ Floating point data, data type real number

Floating point data in s and s+1 have to range within -32768 and 32767.
The converted integer value is stored as BIN 16-bit data.
The converted integer value is rounded off at the first digit after the decimal point.

## DINT Conversion from floating point data into BIN 32-bit data

Floating point data in s is converted to BIN 32-bit data. The result is stored in d.

${ }^{1}$ Floating point data, data type real number

Floating point data in $s$ and $s+1$ have to range within -2147483648 and 2147483647.
The converted integer value is stored as BIN 32-bit data.
The converted integer value is rounded off at the first digit after the decimal point.

Operation In the following cases an operation error occurs and the error flag is set:

## Errors

- Performing an INT instruction, floating point data designated by s exceeds the relevant device range of -32768 to 32767.
- Performing a DINT instruction, floating point data designated by s exceeds the relevant device range of -2147483648 to 2147483647 .


## Program

## Example 1

## INTP

With leading edge from SM400, the following program converts floating point data in S20 and D21 into BIN 16-bit data. The result is stored in D0.

${ }^{1}$ Floating point data, data type real number
${ }^{2}$ BIN 16-bit data
${ }^{3}$ No result. Value exceeds relevant device range of INT instruction. Error code is returned.

## Program

Example 2

DINTP
With leading edge from SM400, the following program converts floating point data in D20 and D21 into BIN 32-bit data. The result is stored in D0.

[^13]
### 6.3.5 DBL, DBLP

## CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

Devices MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { Error } \\ & \text { Flag } \end{aligned}$ | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | $\begin{gathered} \text { MELSECNET/10 } \\ \text { Direct J } \square \square \end{gathered}$ |  | Special Function Module U $\square G \square$ | Index Register Zn | $\begin{aligned} & \text { Constant } \\ & \mathrm{K}, \mathrm{H}(16 \#) \end{aligned}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s | $\bigcirc$ | $\bigcirc$ | - | $\bigcirc$ | $\bigcirc$ | - | - | - | - | - |  |
| d | - | $\bullet$ | $\bullet$ | - | $\bullet$ | - | - | - | - | - | 3 |

GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram$\begin{array}{lr}  & \text { DBLMM } \\ - \text { EN } \\ -s \quad \mathrm{~d} \\ \hline \end{array}$ | IEC Instru |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  |  |  | D日L_M | s.d |

GX Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | First number of device storing data to be converted. | BIN 16-bit |
| d | First number of device storing converted data. | BIN 32-bit |

## Functions Conversion from BIN 16-bit data into BIN 32-bit data

## DBL Conversion from BIN 16-bit data into BIN 32-bit data

BIN 16-bit data in s is converted into BIN 32-bit data with sign. The result is stored in d.


## Program

Example
DBLP
With leading edge from X20, the following program converts BIN 16-bit data in D100 into BIN 32-bit data. The result ist stored in R0 and R1.


NOTE
This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 6.3.6 WORD, WORDP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

Devices MELSEC Q


GX IEC Developer


GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | First number of device storing data to be converted. | BIN 32-bit |
| d | First number of device storing converted data. | BIN 16-bit |

## Functions Conversion from BIN 32-bit data into BIN 16-bit data

WORD Conversion from BIN 32-bit data into BIN 16-bit data
BIN 32-bit data in s is converted into BIN 16-bit data. The result is stored in d.


## Operation

## Errors

Program
Example
WORDP
With leading edge from X20, the following program converts BIN 32-bit data in D100 and D101 into BIN 16-bit data. The result is stored in R0.


[^14]
### 6.3.7 GRY, GRYP, DGRY, DGRYP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

Devices MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { Error } \\ & \text { Flag } \end{aligned}$ | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10 Direct J■N |  | Special Function Module U $\square$ \G | IndexRegisterZn Zn | $\begin{aligned} & \text { Constant } \\ & \mathrm{K}, \mathrm{H}(16 \#) \end{aligned}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s | $\bigcirc$ | $\bullet$ | $\bigcirc$ | $\bigcirc$ | - | - | - | - | - |  |  |
| d | - | $\bullet$ | $\bullet$ | $\bigcirc$ | - | - | - | - | - | SMO | 3 |

GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram$\begin{aligned} & \quad \text { GRYMMO } \\ & -\mathbb{E N}^{\text {ENO }} \\ & -\mathrm{s} \\ & \hline \end{aligned}$ | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | s |  | GRY | s.d |

GX Developer


## Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | BIN data, or first number of device storing BIN data. | BIN 16-/32-bit |
| d | First number of device storing converted Gray code data. | Gray code data <br> $16-/ 32-b i t ~$ |

## Functions Conversion from BIN data into Gray code data

## GRY Conversion from BIN 16-bit data into Gray code data

BIN 16-bit data in s is converted into Gray code data. The result is stored in d.
$\square$

## DGRY Conversion from BIN 32-bit data into Gray code data

BIN 32-bit data in s is converted into Gray code data. The result is stored in d.


[^15]
## Program

## Example 1

## GRYP

With leading edge from X10, the following program converts BIN 16-bit data in D100 into Gray code data. The result is stored in D200.

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC | LD GRYp | $\begin{aligned} & x 10 \\ & 0100 \\ & 0200 \end{aligned}$ |  | LD X10 <br> GRYP_M D100. D200 |

## Program

## Example 2

## DGRYP

With leading edge from X1C, the following program converts BIN 32-bit data in D10 and D11 into Gray code data. The result is stored in D100 and D101.


NOTE
The program example 2 will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 6.3.8 GBIN, GBINP, DGBIN, DGBINP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

Devices MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { Error } \\ & \text { Flag } \end{aligned}$ | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10 Direct J■N |  | Special Function Module U $\square$ \G | IndexRegisterZn Zn | $\begin{aligned} & \text { Constant } \\ & \mathrm{K}, \mathrm{H}(16 \#) \end{aligned}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s | $\bigcirc$ | $\bullet$ | $\bigcirc$ | $\bigcirc$ | - | - | - | - | - |  |  |
| d | - | $\bullet$ | $\bullet$ | $\bigcirc$ | - | - | - | - | - | SMO | 3 |

GX IEC Developer


GX Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | Gray code data, or first number of device storing Gray code data. | Gray code data <br> $16-/ 32-$ bit |
| d | First number of device storing converted BIN data. | BIN $16-/ 32$-bit |

## Functions Conversion from Gray code data into BIN data <br> GBIN Conversion from Gray code data into BIN 16-bit data

Gray code data in s is converted into BIN 16-bit data. The result is stored in d.
$\square$

## DGBIN Conversion from Gray code data into BIN 32-bit data

Gray code data in s is converted into BIN 32-bit data. The result is stored in d.


Operation Errors

In the following cases an operation error occurs and the error flag is set:

- Performing a GBIN instruction, data in s exceeds the relevant device range of 0 to 32767.
- Performing a DGBIN instruction, data in s exceeds the relevant device range of 0 to 2147483647.


## Program

## Example 1

## GBINP

With leading edge from X10, the following program converts Gray code data in D100 into BIN 16 -bit data. The result is stored in D200.

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC | LD GBINP | $\begin{aligned} & \mathrm{x} 10 \\ & \mathrm{D100} \\ & 0200 \end{aligned}$ |  | LD  <br> GBINP_M x10 <br> 0100.0200  |

## Program

## Example 2

## DGBINP

With leading edge from X1C, the following program converts Gray code data in D10 and D11 into BIN 32-bit data. The result is stored in D0 and D1.


NOTE
The program example 2 will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 6.3.9 NEG, NEGP, DNEG, DNEGP

## CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices MELSEC A

${ }^{1}$ Refer to chapter "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.
${ }^{2}$ With DNEG and DNEGP not valid for AnN and AnS

## Devices

 MELSEC Q

GX IEC Developer

| MELSEC Instruction List |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: |
| MELSEC |  |  | NEG_M d |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $d$ | First number of device storing data for the sign reversal. | BIN 16-/32-bit |

## Functions Sign reversal for BIN data (complement of 2)

## NEG Negation of BIN 16-bit data

The NEG instruction (complement of 2 / NOT operation) reverses the sign of BIN 16-bit data. BIN 16-bit data in d is inverted first and then the value " 1 " is added. The result is stored in d.

${ }^{1}$ Inversion with following addition

The function of this instruction is to change a negative sign into a positive one, or to change a positive sign into a negative one.

## DNEG Negation of BIN 32-bit data (Q-series and System Q only)

The DNEG instruction (complement of 2 / NOT operation) reverses the sign of BIN 32-bit data. BIN 32-bit data in d is inverted first and then the value " 1 " is added. The result is stored in d .


[^16]
## Program <br> Example

NEGP
With leading edge from XA, the following program subtracts data in D10 from data in D20. M3 is set, if D10 is less than D20. If M3 is set, the result in D10 is the absolute value (complement of 2 ) and becomes positive.


### 6.3.10 ENEG, ENEGP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet^{1}$ |

${ }^{1}$ Not available for Q00JCPU, Q00CPU and Q01CPU

## Devices

MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | Error Flag | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | File Register | MELSECNET/10 Direct J |  | Special Function Module U $\square \mathbf{G} \square$ | IndexRegister Zn | Constant K, H (16\#) | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| d | - | $\bigcirc$ | $\bigcirc$ | - | - | $\bigcirc$ | - | - | - | - | 2 |

GXIEC Developer

| MELSEC Instruction List |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: |
| MELSEC | ENEG d | $-\operatorname{ENSEG}_{\substack{\text { ENO } \\ d}}^{\text {EN }}$ | ENEG_M d |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| d | First number of device storing floating point data for the sign reversal. | Real number |

## Functions Sign reversal for floating point data

## ENEG Negation of floating point data

These instructions negate floating point data in d . The result is stored in d.
The function of these instructions is to change a negative sign into a positive one, or a positive sign into a negative one.

Program
ENEGP
Example
With leading edge from X20, the following program negates floating point data in D100 and D101. The result is stored in D100 and D101.


NOTE This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 6.3.11 BKBCD, BKBCDP

## CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

Devices MELSEC Q


GX IEC Developer

| MELSEC Instruction List |  | Ladder Diagram | IEC Instructio |  |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC |  |  | EKBCD_M | s.n.d |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | First number of device storing BIN data to be converted. | BIN 16-bit |
| d | First number of device storing converted BCD data. | BCD 4-digit |
| n | Number of data blocks to be converted. | BIN 16-bit |

## Functions Conversion from BIN block data into BCD block data

BKBCD Conversion from BIN 16-bit block data into BCD 4-digit block data
This instruction converts each nth BIN 16-bit block in s into the nth BCD 4-digit block. Converted data is stored in d.

BIN 16-bit block data in s has to range within 0 and 9999.
The most significant two bits of the BIN 16-bit data blocks in s must be reset (0).


Operation Errors

In the following cases an operation error occurs and the error flag is set:

- The number of data blocks determined by $n$ exceeds the storage device numbers designated by s and d (error code: 4101).
- BIN block data in s exceeds the relevant device range of 0 to 9999 (error code: 4100).
- The storage device numbers designated by s and d overlap (error code: 4101).

For details on index qualification refer to chapter 3.6.

## Program <br> BKBCDP <br> Example <br> With leading edge from X20, the following program converts BIN 16-bit block data in D100 into BCD 4-digit block data. Converted data is stored in D200. The number of data blocks (3) converted is stored in D0.



### 6.3.12 BKBIN, BKBINP

## CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

Devices MELSEC Q


GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instructio |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  |  |  | EKBIN_M | s.n.d |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | First number of device storing BCD data to be converted. | BCD 4-digit |
| d | First number of device storing converted BIN data. | BIN 16-bit |
| n | Number of data blocks to be converted. | BIN 16-bit |

## Functions Conversion from BCD block data into BIN block data

## BKBIN Conversion from BCD 4-digit block data into BIN 16-bit block data

This instruction converts each nth BCD 4-digit block in s into the nth BIN 16-bit block. Converted data is stored in d.

BIN 16-bit block data in s has to range within 0 to 9999.


Operation In the following cases an operation error occurs and the error flag is set:
Errors

- The number of data blocks determined by $n$ exceeds the storage device numbers designated by $s$ and d.
- BCD block data in s exceeds the relevant device range of 0 to 9999.
- The storage device numbers designated by s and d overlap.

For details on index qualification refer to chapter 3.6.

## Program <br> Example

BKBINP
With leading edge from X20, the following program converts BCD 4-digit block data in D100 into BIN 16-bit block data. Converted data is stored in D200. The number of data blocks (3) converted is stored in D0.


NOTE This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 6.4 Data transfer instructions

These instructions transfer, invert, or exchange data. In total, 24 different instructions are supplied:

NOTE Transferred data remain stored until they are replaced. Therefore, data even remain stored if the input condition of the transfer instruction is reset.

| Function | MELSEC Instruction in MELSEC Editor | MELSEC Instruction in IEC Editor |
| :---: | :---: | :---: |
| BIN Data Transfer (16-/32-bit) | MOV | MOV_M |
|  | MOVP | MOVP_M |
|  | DMOV | DMOV_M |
|  | DMOVP | DMOVP_M |
| Transfer of Floating Point Data | EMOV | EMOV_M |
|  | EMOVP | EMOVP_M |
| Transfer of Character String Data | \$MOV | STRING_MOV_M |
|  | \$MOVP | STRING_MOVP_M |
| Inverted BIN Data Transfer(16-/32-bit) | CML | CML_M |
|  | CMLP | CMLP_M |
|  | DCML | DCML_M |
|  | DCMLP | DCMLP_M |
| Block Data Transfer | BMOV | BMOV_M |
|  | BMOVP | BMOVP_M |
| Block Transfer of identical Data | FMOV | FMOV_M |
|  | FMOVP | FMOVP_M |
| BIN Data Exchange (16-/32-bit) | XCH | XCH_M |
|  | XCHP | XCHP_M |
|  | DXCH | DXCH_M |
|  | DXCHP | DXCHP_M |
| BIN Data Exchange (16-bit blocks) | BXCH | BXCH_M |
|  | BXCHP | BXCHP_M |
| Byte Exchange (upper and lower byte) | SWAP | SWAP_MD |
|  | SWAPP | SWAP_P_MD |

NOTE Within the IEC editors please use the IEC commands.

### 6.4.1 MOV, MOVP, DMOV, DMOVP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices MELSEC A

${ }^{1}$ Refer to chapter "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.

Devices MELSEC Q

${ }^{1}$ The number of steps depends on the device and the type of CPU.
If a QnA-CPU or a single processor CPU of the System $Q$ is used: 3
If a System $Q$ multi processor CPU is used with
internal word devices (except for file register ZR) or constants: 2
Bit Devices, whose device numbers are multiplies of 16 , whose digit designation is K4, and which use no index qualification:
If a System Q multi processor CPU is used with devices other than above mentioned: 3
GX IEC Developer


GX
Developer


## Variables

## Functions BIN data transfer

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | Source data, or first number of device storing data to be transferred. | BIN 16-/32-bit |
| $d$ | First number of destination device to store transferred data. |  |

## MOV BIN 16-bit data transfer

The MOV instruction transfers BIN 16-bit data in s to the device designated by d .
s


## DMOV BIN 32-bit data transfer

The DMOV instruction transfers BIN 32-bit data in s to the device designated by d.


Program
Example 1

MOVP
With leading edge from SM400, this program transfers data at X0 through XB to D8.

Program

## Example 2

## MOVP

With leading edge from X8, the following program transfers the constant 155 as BIN value to D8.


## Program

Example 3
DMOVP
With leading edge from SM400, the following program transfers data in D0 and D1 to D7 and D8.


## Program

## Example 4

## DMOVP

With leading edge from SM400, the following program transfers data at X0 through X1F to D0 and D1.


NOTE The program examples 3 and 4 will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 6.4.2 EMOV, EMOVP

## CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\boldsymbol{\bullet}^{1}$ |

${ }^{1}$ Not available for Q00JCPU, Q00CPU and Q01CPU

## Devices

MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { Error } \\ & \text { Flag } \end{aligned}$ | Numberof steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10Direct JTN |  | $\begin{array}{\|l\|l\|} \hline \text { Special } \\ \text { Function } \\ \text { Module } \\ \text { Uo } \square \square \square \end{array}$ | $\begin{aligned} & \text { Index } \\ & \text { Register } \\ & \mathrm{Zn} \end{aligned}$ | $\underset{E}{\text { Constant }}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s | - | $\bullet$ | - | - | $\bullet$ | - | - | - | - | - |  |
| d | - | $\bullet$ | $\bullet$ | - | $\bullet$ | $\bullet$ | - | - | - | - |  |

GX IEC Developer


GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | Floating point data, or first number of device storing data to be transferred. | Real number |
| d | First number of device storing transferred floating point data. |  |

## Functions Floating point data transfer

EMOV Floating point data transfer
The EMOV instruction transfers floating point data in s to the device designated by d .

${ }^{1}$ Floating point number, data type real number

## Program

## Example 1

EMOVP
With leading edge from SM400, the following program transfers floating point data in D10 and D11 to D0 and D1.


## Program

## Example 2

EMOVP
With leading edge from X8, the following program transfers the real number 1,23 to D10 and D11.


NOTE These programs will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 6.4.3 \$MOV, \$MOVP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

Devices MELSEC Q


GX IEC Developer


GX Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | Character string data, or first number of device storing data to be transferred. | Character string |
| d | First number of device storing transferred character string data. |  |

## Functions Character string data transfer

## \$MOV Character string data transfer

The $\$ \mathrm{MOV}$ instruction transfers character string data in s to d . The instruction transfers character string data from the first number of device designated by s up to the number of device storing the code " OOH " (end of string) in one operation.

${ }^{1}$ Indicates end of character string
${ }^{2}$ 1st character
${ }^{3}$ nth character

The $\$ \mathrm{MOV}$ instruction is even performed without error messages, if the range of devices storing character string data to be transferred ( $s$ through $s+n$ ) overlaps with the range of devices storing transferred data ( d through $\mathrm{d}+\mathrm{n}$ ). The \$MOV instruction performs as follows, if character string data in D10 through D13 is transferred to D11 through D14:


If the code " OOH " is stored at lower bytes of $\mathrm{s}+\mathrm{n}$, the characters following at the higher bytes are omitted. In d+n, the transferred code " OOH " will be stored at both, the higher bytes and the lower bytes:

${ }^{1}$ Character is not transferred.
2 " 00 H " is stored automatically.

## Operation <br> Errors

In the following cases an operation error occurs and the error flag is set:

- The code " 00 H " does not exist in character string data designated by s (error code: 4101).
- Character string data in s cannot be transferred completely to d.

Program With leading edge from X0, the following program transfers character string data at D10 Example through D12 to D20 through D22.



### 6.4.4 CML, CMLP, DCML, DCMLP

## CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices MELSEC A


[^17]Devices MELSEC Q

${ }^{1}$ The number of steps depends on the device and the type of CPU.
If a QnA-CPU or a System $Q$ single processor CPU is used:
If a System Q multi processor CPU is used with internal word devices (except for file register ZR) or constants:
If a System $Q$ multi processor CPU is used with Bit Devices, whose device numbers are multiplies of 16 , whose digit designation is K 4 ,and which use no index qualification: 2 If a System Q multi processor CPU is used with devices other than above mentioned: 3

GX IEC Developer

| MELSEC Instruction List |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC |  |  | CML_M |  |

## GX <br> Developer



## Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | BIN data, or first number of device storing data to be inverted. | BIN 16-/32-bit |
| $d$ | First number of device storing inverted data. |  |

## Functions

## BIN data inversion

CML BIN 16-bit data inversion
BIN 16-bit data in s is inverted bit by bit. The result is stored in d .


## DCML BIN 32-bit data inversion

BIN 32-bit data in s is inverted bit by bit. The result is stored in d .


## Program

## Example 1

CML
While SM402 is set, the following program transfers data at X 0 through X 7 inverted to D0.

${ }^{1}$ Undesignated bits are read as 0 .

The number of bits in s must be smaller than the number of bits in $d$.

## Program

## Example 2

CML
While SM402 is set, the following program transfers data in M16 through M23 inverted to K3 Y40 (Y40 through Y4F). Y48 through Y4B are all set (1), because they were read as 0.

${ }^{1}$ Undesignated bits are read as 0 .

The number of bits in s must be smaller than the number of bits in d .

## Program

## Example 3

CMLP
With leading edge from X 3 , the following program transfers data in D0 inverted to D16.


## Program

Example 4

DCML
While SM402 is set, the following program transfers data at X0 through X1F inverted to D0 and D1.

${ }^{1}$ Undesignated bits are read as 0 .

The number of bits in s must be smaller than the number of bits in d .

## Program

## Example 5

DCML
While SM402 is set, the following program transfers data in M16 through M35 inverted to Y40 and Y57.

${ }^{1}$ Undesignated bits are read as 0 .

## Program

Example 6
DCMLP
With leading edge from X 3 , the following program transfers data in D0 and D1 inverted to D16
and D17.


The number of bits in s must be smaller than the number of bits in d .

NOTE The program examples 4 and 6 will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 6.4.5 BMOV, BMOVP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices
MELSEC A

${ }^{1}$ Refer to chapter "Programming an AnA, AnAS, and AnU CPU" in this Programming Manual for the according number of steps.

## Devices

 MELSEC Q|  | Usable Devices |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { Error } \\ & \text { Flag } \end{aligned}$ | Numberof steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10 Direct JCN |  | Special Module Module | $\begin{gathered} \text { Index } \\ \text { Register } \\ \mathrm{Zn} \end{gathered}$ | $\begin{aligned} & \text { Constant } \\ & \text { K, } \mathbf{H}(16 \#) \end{aligned}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - | - | - | SM0 | 4 |
| d | $\bullet$ | - | - | $\bullet$ | $\bullet$ | $\bullet$ | - | - | - |  |  |
| n | $\bullet$ | - | $\bullet$ | $\bullet$ | - | $\bullet$ | $\bullet$ | $\bullet$ | - |  |  |

GX IEC Developer


GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | First number of device storing data to be transferred. |  |
| $d$ | First number of device storing transferred data. | BIN 16-bit |
| $n$ | Number of data blocks to be transferred. |  |

## Functions BIN block data transfer

## BMOV BIN 16-bit block data transfer

The BMOV instruction transfers successive data blocks in a batch. The first number of device storing block data is designated by s . The number of successive data blocks to be transferred is determined by n . The data are transferred to the device designated by onwards.


A transfer can even be performed without operation errors, if the source and the destination devices overlap. Transfer to the smaller device number begins from s. Transfer to the larger device number begins from $\mathrm{s}+(\mathrm{n}-1)$.
If $s$ is a word device and $d$ is a bit device, the number of bits designated by digit designation for the bit device will be the object bits for the word device. If K1Y30 is designated by d, the object bits for the word device s are the lower 4 bits.


If $s$ and $d$ are bit devices, the number of bits in $s$ and $d$ must equal.

| Operation | In the following cases an operation error occurs and the error flag is set: |
| :--- | :--- |
| Errors | The number of data blocks determined by $n$ exceeds the storage device numbers designated |
| by and $d(Q$ series and System $Q=$ error code 4101$)$. |  |

## Program

## Example 1

BMOVP
With leading edge from SM402, the following program transfers the lower 4 bits of data (b0 through b3) in D66 through D69 to the outputs Y30 through Y3F. The number of blocks (4) to be transferred is determined by the constant K4.
The bit patterns show the structure of bits before and after the transfer.

${ }^{1}$ These bits are ignored.

## Program

Example 2

BMOVP
With leading edge from SM402, the following program transfers data at X20 through X2F to D100 through 103. The number of blocks (4) to be transferred is determined by the constant K4.

The bit patterns show the structure of bits before and after the transfer.


### 6.4.6 FMOV, FMOVP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices
MELSEC A

${ }^{1}$ Refer to chapter "Programming an AnA, AnAS, and AnU CPU" in this Programming Manual for the according number of steps.

## Devices

MELSEC Q


GX IEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | FMO |  | $\begin{aligned} & \text { ENMOVM ENO } \\ & -s \\ & -s \\ & -n^{\text {F }} \end{aligned}$ | FMOV_M | s.n.d |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | First number of device storing data to be transferred. |  |
| d | First number of device storing transferred data. | BIN 16-bit |
| n | Number of data blocks to be transferred. |  |

## Functions Identical BIN block data transfer

## FMOV Identical BIN 16-bit block data transfer

The FMOV instruction transfers data in s to $d$ through $d+(n-1)$. Each device of the data block from $d$ through $d+(n-1)$ stores the value from $s$.


If $s$ is a word device and $d$ is a bit device, the number of bits designated by digit designation for the bit device will be the object bits for the word device.

${ }^{1}$ These bits are ignored.

If $s$ and $d$ are bit devices, the number of bits in $s$ and $d$ must equal.

Operation
In the following cases an operation error occurs and the error flag is set:

## Errors

- The number of data blocks determined by $n$ exceeds the storage device numbers designated by s and d (Q series and System Q = error code 4101).


## Program

## Example 1

## FMOVP

With leading edge from XA, the following program transfers the lower 4 bits of data (b0 through b3) in D0 to the outputs Y10 through Y23. The number of blocks (5) is determined by the constant K5.

The bit patterns show the structure of bits before and after the transfer.

${ }^{1}$ These bits are ignored.

## Program

## Example 2

FMOVP
With leading edge from XA, the following program transfers data at X20 through X23 to D100 through D103. The number of blocks (4) to be transferred is determined by the constant K4.

The bit patterns show the structure of bits before and after the transfer.


[^18]
### 6.4.7 XCH, XCHP, DXCH, DXCHP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices MELSEC A

${ }^{1}$ Refer to chapter "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number
of steps.

Devices MELSEC Q


GX IEC Developer


GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| d1 | First number of device storing data to be exchanged. | BIN 16-/32-bit |
| d2 |  |  |

## Functions BIN data exchange

## XCH BIN 16-bit data exchange

The XCH instruction exchanges BIN 16-bit data in d1 and BIN 16-bit data in d2.


## DXCH BIN 32-bit data exchange

The DXCH instruction exchanges BIN 32-bit data in (d1)+1, d1 and BIN 32-bit data in(d2)+1, d2.


Program
Example 1

XCHP
With leading edge from X 8 , the following program exchanges data in D0 and the actual value in TO.

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | $\begin{aligned} & x 8 \\ & 10 \\ & \text { To } \\ & \text { co } \end{aligned}$ |  | $\begin{aligned} & \mathrm{LD} \\ & \mathrm{XCHP} \mathrm{M} \end{aligned}$ | $\begin{aligned} & \text { Y8 } \\ & \text { TNO } 00 \end{aligned}$ |

Program
Example 2

## Example 2

XCHP
With leading edge from X10, the following program exchanges data in D0 and data in M16 through M31.

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | $\begin{aligned} & \mathrm{LD} \\ & \text { XCHP } \end{aligned}$ | $\times 10$ <br> DO <br> K4M16 |  | $\begin{aligned} & \text { LD } \\ & \text { XCHP_M } \end{aligned}$ | $\begin{aligned} & \mathrm{X} 10 \\ & \mathrm{DO}, \mathrm{~K} 4 \mathrm{M} 16 \end{aligned}$ |

## Program

## Example 3

## DXCHP

With leading edge from X10, the following program exchanges data in D0 and D1 and data in M16 through M47.


## Program

## Example 4

## DXCHP

With leading edge from M0, the following program exchanges data in D0 and D1 and data in D9 and D10.



#### Abstract

NOTE The program examples 3 and 4 will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.


### 6.4.8 BXCH, BXCHP

## CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

Devices MELSEC Q


GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC | BXCH |  |  | BXCH_M $\quad \mathrm{n} . \mathrm{d} 1 . \mathrm{d} 2$ |

GX
Developer


| Sariables | Set Data | Meaning |
| :--- | :--- | :--- |
| d1 | First number of device storing data to be exchanged | Data Type |
| d2 | Number of exchanges | BIN 16-bit |
| $n$ |  |  |

## Functions BIN block data exchange

## BXCH BIN 16-bit block data exchange

The BXCH instruction exchanges BIN 16-bit block data in d1 and BIN 16-bit block data in d2.


Operation In the following cases an operation error occurs and the error flag is set:
Errors

- The number of data blocks determined by $n$ exceeds the storage device numbers designated by d1 and d2 (error code: 4101).
- The storage device numbers designated by d1and d2 overlap (error code: 4101)


## Program <br> Example

## BXCHP

With leading edge from X1C, the following program exchanges data blocks beginning from D200 and data blocks beginning from R0. The number of blocks (3) to be exchanged is determined by the constant K3.
The bit patterns show the structure of bits before and after the transfer.


### 6.4.9 SWAP, SWAPP

## CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\bullet^{1}$ | $\boldsymbol{\bullet}^{1}$ | $\bullet$ | $\bullet$ |

${ }^{1}$ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.

## Devices

MELSEC Q


GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC | Stotap | $s$ |  | SWAPPMD S |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | First number of device storing data to be swapped. | BIN 16-bit |

## Functions Upper and lower byte exchanges

## SWAP Upper and lower byte exchanges

The swap instruction exchanges the upper and lower 8 bits (upper and lower byte) of BIN 16-bit data in s .


Program
SWAPP
Example
With leading edge from $\mathrm{X10}$, the following program exchanges the upper and lower 8 bits in R10.
MELSEC Instruction List

### 6.5 Program Branch Instructions

Program branch instructions include a jump destination.

| Function | MELSEC Instruction <br> in <br> MELSEC Editor | MELSEC Instruction <br> in <br> IEC Editor |
| :---: | :---: | :---: |
| Conditional Jump | CJ | CJ_M |
| Conditional Jump <br> from next Scan | SCJ | SCJ_M |
| Jump | JMP | JMP_M |
| Jump to End of Program | GOEND | GOEND_M |

A jump destination is designated by a pointer $P$ (GX Developer) or a label (GX IEC Developer). For details on programming a label in GX IEC Developer see the Programming Manual for the GX IEC Developer.

| GX Developer |  | GX IEC Developer |  |  |
| :---: | :---: | :---: | :---: | :---: |
| LD | X9 |  | LD | x9 |
| C.J | P3 |  | JMPC | Label_3 $\times 30$ |
| LD | X30 |  |  |  |
| P3 | Y6 | Label_3: | LD | $\times 41$ |
| LD | $\times 41$ |  |  | 77 |
| OUT | Y7E |  |  |  |



### 6.5.1 CJ, SCJ, JMP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices MELSEC A

${ }^{1}$ Refer to chapter "Programming an AnA, AnAS, and AnU CPU" in the Programming Manual for the
according number of steps.
Devices MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { Error } \\ & \text { Flag } \end{aligned}$ | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10 Direct J $\square \square$ |  | Special <br> Function Module <br> U $\square$ G | $\begin{aligned} & \text { Index } \\ & \text { Register } \\ & \mathrm{Zn} \end{aligned}$ | $\begin{aligned} & \text { Constant } \\ & \text { K, H (16\#) } \end{aligned}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  | P |  |  |
| p | - | - | - | - | - | - | - | - | - | SM0 | 2 |

GXIEC Developer


GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $p$ | Jump destination | Pointer/Label |

## Functions Jump instructions

A jump instruction consists of a jump command CJ, SCJ, or JMP (Conditional Jump, JuMP) and a pointer (or label) P, designating the jump destination.
For the A series, the pointer (label) number has to range within P (Label)0 and P (Label) 255 . Here, $P($ Label $) 255$ has the same meaning as an END instruction and cannot be used as jump destination.
For the Q series and the System Q , the pointer (label) number has to range within P (Label)0 and $\mathrm{P}($ Label $) 4095$. A jump destination $\mathrm{P}($ Label $) x x$ can be freely placed in a program.

## CJ Conditional jump

If the input condition is set, the CJ instruction executes the part of a program designated by the jump destination. If the input condition is not set, the next program step is executed.

${ }^{1}$ Input condition
${ }^{2} \mathrm{CJ}$ instruction
${ }^{3}$ Executed each scan

## SCJ Conditional jump from next program scan

If the input condition is set, the SCJ instruction executes the part of a program designated by the jump destination from the next scan on. If the input condition is not set, the next program step is executed.

${ }^{1}$ Input condition
${ }^{2}$ SCJ instruction
${ }^{3}$ One scan
${ }^{4}$ Executed each scan

## JMP Jump instruction

The jump instruction executes the part of a program designated by the jump destination without any input condition (unconditional jump).

## NOTE

If a set timer is skipped by a CJ, SCJ, or JMC instruction it will nevertheless keep its timing accurately.

If an OUT instruction is skipped by a jump instruction, the condition of the output remains unchanged.
Executing a jump instruction shortens the scan time of a program in relation to the skipped program steps (see tables in appendices).

The CJ, SCJ, and JMP instruction can even jump back to a lower jump destination. However, a program must exit the program loop before the watchdog timer times out (the following program example exits the loop, when $X 7$ is set).


The condition of a device skipped by a jump instruction remains unchanged. This is illustrated by the following program example:


After XB is set, this program jumps to the jump destination Label19. The conditions of the outputs Y43 and Y49 even remain unchanged, if XC or XD are set or reset.

The jump destination Label9 occupies one program step.


The CJ, SCJ, or JMP instruction only jumps to destinations within one single program.
If a jump destination is located within the skip range during a skip operation (operation skipping parts of a program), program execution proceeds from the first available address following the jump destination.

## Operation Errors

In the following cases an operation error occurs and the error flag is set:

- A common pointer has been designated. ( $Q$ series and System $Q=$ error code 4210).
- The jump destination of the jump instruction is not defined in a program (jump destination or pointer is missing) ( $Q$ series and System $Q=$ error code 4210).
- The jump destination is located after an END instruction.
( $Q$ series and System $Q=$ error code 4210).

Program CJ
Example 1 The following program jumps to the destination Label_3 when X9 is set.

| MELSEC Instruction List |  |  | Ladder Diagram |  | IEC Instruction List |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | $\begin{aligned} & \text { LD } \\ & \text { CJ } \\ & \text { LD } \\ & \text { OUT } \end{aligned}$ | $\begin{aligned} & x 9 \\ & \text { Label_3 } \\ & \times 30 \\ & Y_{6 F} \end{aligned}$ |  |  |  | LD JMPC LD ST | $\begin{aligned} & 29 \\ & \text { Label_3 } \\ & \times 30 \\ & Y 6 \mathrm{~F} \end{aligned}$ |
| $\begin{aligned} & \hline \text { Label_3: } \\ & \text { MELSEC } \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { OUT } \end{aligned}$ | $\begin{gathered} x_{41} \\ \gamma 7 \mathrm{E} \end{gathered}$ |  |  | Label_3: | $\begin{aligned} & \mathrm{LD} \\ & \mathrm{ST} \end{aligned}$ | $\begin{gathered} x_{41} \\ { }_{77 E} \end{gathered}$ |
|  |  |  | Label_3: |  |  |  |  |

Program
Example 2
SCJ
The following program jumps to the destination Label_3 from the next scan when XC is set.


### 6.5.2 GOEND

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

Devices MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | Error Flag | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | File Register | MELSECNET/10 Direct |  | Special <br> Function Module <br> U $\square \mathbf{G} \square$ | IndexRegister | ConstantK, H (16\#) | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| - | - | - | - | - | - | - | - | - | - | SM0 | 1 |

GX IEC
Developer

| MELSEC Instruction List |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: |
| MELSEC | GOEND | $-\mathrm{EN}^{\text {GOEND M }} \text { ENO }$ | GOEND_M |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| - | - | - |

## Functions GOEND Jump to the end of a program

The jump destination of the GOEND instruction is the FEND or END instruction of the program.

Operation In the following cases an operation error occurs and the error flag is set:

## Errors

## Program <br> Example

GOEND
The following program jumps to the END instruction when data in DO is negative.


### 6.6 Program Execution Control Instructions

Program execution control instructions invoke interrupt routines. The interrupts can be enabled or disabled individually or via bit patterns.

The following table gives an overview of these instructions:

| Function | MELSEC Instruction <br> in <br> MELSEC Editor | MELSEC Instruction <br> in <br> IEC Editor |
| :---: | :---: | :---: |
| Interrupt disabled | DI | DI_M |
| Interrupt enabled | EI | EI_M |
| Bit pattern of execution conditions of <br> interrupt programs | IMASK | IMASK_M |
| End of interrupt program | IRET | IRET_M |

### 6.6.1 DI, EI, IMASK

## CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\boldsymbol{\bullet}^{1}$ | $\boldsymbol{\bullet}^{1}$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

${ }^{1}$ Using an AnN or AnS CPU the DI/El instruction is only executable, if the internal relay M9053 is not set.

## Devices MELSEC A


${ }^{1} \mathrm{DI}$ and El instruction only
Devices
MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | Error Flag | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10 Direct $\square$ |  | Special Function Module U $\square$ G $\square$ | Index Register Zn | $\begin{aligned} & \text { Constant } \\ & \text { K, H (16\#) } \end{aligned}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s | - | $\bullet^{1}$ | $\bullet^{1}$ | - | $\bullet^{1}$ | $\bullet^{1}$ | - | - | - | - | $\stackrel{2}{\bullet}$ |
|  | - | - | - | - | - | - | - | - | - | - | ${ }^{1}$ |

${ }^{1}$ IMASK instruction only
${ }^{2} \mathrm{DI}$ and El instruction only
GX IEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | DI <br> IMASK |  | $\begin{aligned} & \text { EIIM } \\ & - \text { EN ENO } \\ & - \text { EN ENO } \end{aligned}$ | DI_M <br> El_M <br> MASK_M | $s$ |

GX
Developer


## Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | Bit pattern storing execution conditions of interrupts or first number of device <br> storing bit pattern. | BIN 16-bit |

## Functions Interrupt instructions

An interrupt program is an inserted part of program (designated by an interrupt address Ixx) that can be invoked by an external interrupt signal. The interrupt program is executed depending on the EI/DI instruction. Using an AnN CPU the meaning of the EI/DI instructions depends on the status of the internal relay M9053. Only if the relay is not set, the instructions serve as execution conditions for an interrupt program. If the internal relay M9053 is set, the instructions are used in conjunction with a link refresh (see "Refresh Instructions").

## DI Disable interrupt

The DI instruction disables the execution of an interrupt program until an El instruction is executed. The DI status after switching on or resetting the CPU is active.

## El Enable interrupt

The El instruction enables invoking an interrupt program designated by an interrupt address Ixx, or enables the execution of an IMASK instruction.
Even though an interrupt condition might be generated between the DI and El instructions, the interrupt program is suspended until the entire cycle from DI to El has been processed. The following diagram illustrates the execution in the GX Developer:


1 Sequence program
${ }^{2}$ Interrupt program

NOTE The GX IEC Developer inserts the FEND instruction automatically. The event lxx has to be allocated to a task.

## IMASK Bit pattern of execution conditions of interrupt programs ( $Q$ series and System $Q$ )

In the bit pattern designated by s a particular interrupt address is allocated to each bit. The condition of each bit determines whether the allocated interrupt can be executed. If the bit is reset (0), the interrupt program cannot be executed. If the bit is set (1), the interrupt program will be executed.

QnACPU The following table shows the allocation of bits in s through s+2 to the corresponding interrupt addresses:

```
lllall
```

After switching on the CPU or resetting it with the RUN/STOP key switch the bits b0 to b31 (interrupt addresses IO to I31) are set (1), i.e. these interrupt programs can be executed. The bits b32 to b47 (interrupt addresses I32 to I47) are reset (0), i.e. these interrupt programs cannot be executed.

The bit patterns designated by sthrough s+2 are stored in the special registers SD715 through SD717.

System Q CPU (single processor type)

The allocation of bits in s through $\mathrm{s}+7$ to the corresponding interrupt addresses is shown below:


When the power supply of the CPu is switched on or when the CPU has been reset with the RUN/STOP switch, the execution of interrupt programs IO through I31 is enabled.
The bit patterns designated by $s$ through $s+2$ are stored in the special registers SD715 through SD717. The bit patterns designated by $\mathrm{s}+3$ through $\mathrm{s}+7$ are stored in the special registers SD781 through SD785.

The bit patterns are designated as sthrough s+7 successively although the special registers are separated (SD715 through SD717 and SD781 through SD785).

System Q CPU (multi processor type)

The allocation of bits in $s$ through $s+15$ to the corresponding interrupt addresses is shown below:

| s |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 115 | 114 | 113 | 112 | 111 | 110 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 |
| $s+1$ | 131 | 130 | 129 | 128 | 127 | 126 | 125 | 124 | 123 | 122 | 121 | 120 | 119 | 118 | 117 | 116 |
| $s+2$ | 147 | 146 | 145 | 144 | 143 | 142 | 141 | 140 | 139 | 138 | 137 | 136 | 135 | 134 | 133 | 132 |
| $s+3$ | 163 | 162 | 161 | 160 | 159 | 158 | 157 | 156 | 155 | 154 | 153 | 152 | 151 | 150 | 149 | 148 |
| $s+4$ | 179 | 178 | 177 | 176 | 175 | 174 | 173 | 172 | 171 | 170 | 169 | 168 | 167 | 166 | 165 | 164 |
| $s+5$ | 195 | 194 | 193 | 192 | 191 | 190 | 189 | 188 | 187 | 186 | 185 | 184 | 183 | 182 | 181 | 180 |
| $s+6$ | 1111 |  | 1109 | \|108| | 1107 | \|106| |  | \|104 | 1103 | \|102| |  |  | 199 | 198 | 197 | 196 |
| $s+7$ | 1127 |  | 1125 | \|124| | 1123 | \|122 |  | \|120|1 | 1119 | \|118| |  |  |  | \|1114| | 1113 | 1112 |
| $s+8$ | 1143 |  | \|141 | $1140 \mid$ |  | 1138 | 1137 | \|136| | 1135 | \|134 |  | $\mid 1132$ | 1131 |  | 1129 | 128 |
| $s+9$ | 1159 |  | 1157 | \|156|1 |  | \|154 |  | \|152| | 1151 | \|150| |  | \|148| | 1147 |  | 1145 | 1144 |
| $s+10$ | 1175 |  | 1173 | \|172| | 1171 | \|170| |  | \|168| | 1167 | \|1166| |  |  |  |  | 1161 | \|1160 |
| $s+11$ | 1191 |  | 1189 | \|188| | 1187 | \|186 |  | \|184| | 1183 | \|182| |  |  |  | \|128 | 1127 | \|126 |
| $s+12$ | 1207 |  | 1205 | \|204| | 1203 | \|202| | 1201 | \|200| | 1199 | \|198| |  | \|196| | 1195 | \|194| | 1193 | \|192 |
| $s+13$ | 1223 |  | \|221 | $1220 \mid 1$ |  | 1218 |  | 1216 | 1215 | \|214 | 1213 | 1212 | 1211 | 1210 | 1209 | 1208 |
| $s+14$ | 1239 | 1238 | 1237 | \|236| | 1235 | 1234 | 1233 | 1232 | 1231 | \|230 | 1229 | 1228 |  | 1226 |  | 1224 |
| $s+15$ | 1255 | \|254 | 1253 | $1252 \mid$ | 1251 | \|1250 | 1249 | \|248| | 1247 | \|246| | 1245 | \|244 | 1243 | \|242 |  | 1240 |

When the power supply of the CPu is switched on or when the CPU has been reset with the RUN/STOP switch, the execution of interrupt programs 10 through I31 is enabled. The execution of interrupt programs I32 through I255 is disabled.
The bit patterns designated by $s$ through $\mathrm{s}+2$ are stored in the special registers SD715 through SD717. The bit patterns designated by $\mathrm{s}+3$ through $\mathrm{s}+15$ are stored in the special registers SD781 through SD793.

Although the special registers are separated (SD715 through SD717 and SD781 through SD793), the bit patterns are designated as $s$ through $\mathrm{s}+15$ successively.

NOTE If a counter is needed within an interrupt program, there are special interrupt counters supplied for this purpose. The CPU types A3H, A3M, AnA, AnAS and AnU are not supplied with these special counters.

The interrupt address (interrupt pointer) designating the interrupt program occupies one program step.


With the GX Developer or with the GX IEC Developer in MELSEC mode the instructions FEND and IRET have to be programmed by the user.

Alternatively to the MELSEC editor the IEC editor can be used. The interrupt is allocated to a task and the FEND and IRET instructions are placed automatically by the compiler of the GX IEC Developer MEDOC (see program example).

You will find a description of the interrupt conditions elsewhere in this manual.
During the execution of an interrupt program the DI status is internally set, so that no other interrupt program can be executed simultaneously. Another interrupt program can only be invoked after setting an El instruction.

If an EI or DI instruction is placed within an MC instruction, the EI or DI instruction is executed without regard to the MC instruction.
Using an AnN or AnS CPU, the El or DI is only executable, if the internal relay M9053 is not set. If the internal relay is set, the EI or DI instruction is the execution condition of a link refresh. With an AnN or AnS CPU the internal relay 19053 must be reset before an El or DI instruction can be processed as a condition for an interrupt program call.


Program Example

## EI, DI, IMASK (GX IEC Developer)

The following program enables the execution of an interrupt program, if XO is set (1). If X 0 is reset (0), the execution of the interrupt program is disabled.
The lower diagram shows the tasks to be programmed in the IEC mode. These tasks invoke the interrupt programs I1 and I2.

Interrupt_1 (I1) and Interrupt_2 (I2) are interrupt programs. The IRET instruction does not need to be programmed because it is placed automatically by the compiler of the GX IEC Developer.


NOTE This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.
$\begin{array}{ll}\text { Program } & \text { EI, DI, IMASK (CPU of the System Q, GX Developer) } \\ \text { Example } & \text { In the following program, the execution of an interrupt program is enabled if X0 is set (1). When } \\ & \text { X0 is reset (0), the execution of the interrupt program is disabled. } \\ & I 1 \text { and I3 are interrupt programs. }\end{array}$


| 0 | LD | X0 |  | Instruction List |
| :--- | :--- | :--- | :--- | :--- |
| 1 | CJ | P10 |  |  |
| 3 | DI |  |  |  |
| 4 | P10 |  |  |  |
| 5 | LD | X1 |  |  |
| 6 | CJ | P20 |  |  |
| 8 | LD | X0 | D10 |  |
| 9 | MOVP | H0A | D11 |  |
| 11 | MOVP | H0 | D12 |  |
| 13 | MOVP | H0 |  |  |
| 15 | IMASK | D10 |  |  |
| 17 | EI |  |  |  |
| 18 | P20 |  |  |  |
| 19 | LD | M0 |  |  |
| 20 | OUT | Y20 |  |  |
| 21 | FEND |  |  |  |
| 22 | I1 | M10 |  |  |
| 23 | LD |  |  |  |
| 24 | MOVP | K10 | D100 |  |
| 26 | IRET |  |  |  |
| 27 | I3 |  |  |  |
| 28 | LD | M11 |  |  |
| 29 | +P | D100 | D200 |  |
| 32 | IRET |  |  |  |
| 33 | END |  |  |  |

### 6.6.2 IRET

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices MELSEC A


Devices MELSEC Q

| Usable Devices |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { Error } \\ & \text { Flaa } \end{aligned}$ | Numberof steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Reaiste } \end{gathered}$ | $\begin{aligned} & \text { MELSECNET/10 } \\ & \text { Direct JL } \end{aligned}$ |  | Special Function U $\square \mathbf{M G} \square$ U-16 | $\begin{gathered} \text { Index } \\ \text { Register } \\ \mathrm{Zn} \end{gathered}$ | $\begin{gathered} \text { Constant } \\ \mathrm{K}, \mathrm{H}(16 \#) \end{gathered}$ | Other |  |  |
| Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| - | - | - | - | - | - | - | - | - | - | 1 |

GXIEC Developer

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: |
| MELSEC | IRET | -EN IRET_ENO |

NOTE Within the IEC editors of the GX IEC Developer the IRET instruction is placed automatically in the program.

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| - | - | - |

## Functions Return from an interrupt program to the main program

## IRET End of an interrupt program

The end of an interrupt program is indicated by an IRET instruction.
Counters are processed continuously during the interrupt.
The main program is returned to after execution of the IRET instruction.
The following CPU types do not process interrupt counters: A3H, A3M, AnA, AnAS, AnU.

Operation In the following cases an operation error occurs and the error flag is set:
Errors

- There is no corresponding interrupt address for the interrupt call ( $Q$ series and System $Q=$ error code 4220).
- If the IRET instruction is placed prior to an interrupt program, the CPU quits processing at that point ( $Q$ series and System $Q=$ error code 4223).
- An END, FEND, GOEND, or STOP instruction was placed between an interrupt call and an IRET instruction.

NOTE The following example shows a programming error!


1 Sequence program
${ }^{2}$ Interrupt program

Program For the application of an IRET instruction in a program refer to the program examples for the Example

### 6.7 Link Refresh Instructions

Link refresh instructions refresh data at input/output interfaces or data of transfer procedures. The following table gives an overview of these instructions:

| Function | MELSEC Instruction <br> in <br> MELSEC Editor | MELSEC Instruction <br> in <br> IEC Editor |
| :---: | :---: | :---: |
| I/O partial refresh <br> (Q series and System Q) | RFS | RFS_M |
| I/O partial refresh <br> (A series) | RFSP | RFSP_M |
| Refresh instruction for <br> link and interface data | SEG | SEG_M |
| Execution condition <br> of refresh instruction for <br> link and interface data | COM | COM_M |
|  | EI | EI_M |

### 6.7.1 RFS, RFSP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

Devices MELSEC Q

${ }^{1} \mathrm{X}$ and Y only

GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  |  | $\quad$ RFSMM $-\quad$ EN $-s$ $-n$ | RFS_M | s.n |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | First number of I/O device to be refreshed. | Bit |
| $n$ | Number of I/O bits to be refreshed. | BIN 16-bit |

## Functions I/O partial refresh (Q series and System Q)

## RFS Refresh instruction

The RFS instruction refreshes the inputs and outputs of the designated range of I/O devices during one program scan. It reads data from an external source or writes data to an output module.

Data is read from an external source or written to an external output module in a batch after executing an END instruction. Therefore, a pulse signal cannot be output during one program scan.

Executing a SEG instruction, the designated I/O addresses of inputs (X) and outputs (Y) are refreshed separately. Thus, even pulse signals can be output.
If direct access inputs/outputs (DX/DY) are used, the inputs $(\mathrm{X})$ and outputs ( Y ) are refreshed bit by bit.


The program example on the left refreshes the input XO and the output Y 20 via an RFS instruction.

The program example on the right performs the same functions via $D X$ and $D Y$ without a refresh instruction.

## Operation Errors

In the following cases an operation error occurs and the error flag is set:

- The number of bits determined by n exceeds the input/output device range.


## Program

Example 1

## RFSP

With leading edge from M0, the following program refreshes the inputs X100 through X11F and the outputs Y200 through Y23F.


### 6.7.2 SEG

## CPU

| AnS | AnN | An(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\boldsymbol{\bullet}^{1}$ | $\boldsymbol{\bullet}^{1}$ | $\boldsymbol{\bullet}^{1}$ | $\boldsymbol{\bullet}^{1}$ |  |  |

${ }^{1}$ A partial refresh is only executable, if the internal relay M9052 is set (1).

## Devices

 MELSEC A
${ }^{1}$ Refer to chapter "Programming an AnA, AnAS, and AnU CPU" in the Programming Manual for the according number of steps.

GX IEC
Developer

| MELSEC Instruction List |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: |
| MELSEC |  |  |  |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | First number of I/O device to be refreshed. | Bit |
| d | Number of I/O bits to be refreshed. | BIN 16-bit |

## Functions I/O partial refresh (A series)

## General notes

A partial refresh is only executable, if the internal relay M9052 is set (1). If this internal relay is not set, a SEG instruction serves as 7 -segment decoder.

## SEG Partial refresh

The SEG instruction enables refreshing a determined range of I/O devices, if the input condition is set.

Executing a partial refresh, the determined devices are refreshed during one program scan only. Input signals are still received and output signals are still passed on to output modules.
A partial refresh changes the operation condition of inputs $(\mathrm{X})$ and outputs $(\mathrm{Y})$ for one program scan during the I/O processing in normal refresh mode.
Applying a simple link refresh, the input and output signals are processed in a batch after execution of an END instruction. Therefore, during a program scan no pulse signals can be output. Applying a SEG instruction for a partial refresh however, the desiganted I/O devices at the inputs ( X ) and the outputs ( Y ) are refreshed separately. Thus, even pulse signals can be output.
NOTE Using an A2C CPU during a program scan, no pulse signals can be output while communicating with the I/O modules even if a partial refresh of the outputs ( $Y$ ) via a SEG instruction is performed. For details, refer to the A2C CPU User Manual.

## Execution conditions

Program structure
First, the internal relay M9052 has to be set. The source data designation by s, following the SEG instruction determines the first number of device (inputs (X)/outputs (Y) only) to be refreshed. In addition, the number of I/O bits is determined in blocks of $8 \mathrm{I} / \mathrm{O}$ bits each.
The following diagram shows a programming pattern of the SEG instruction.


First number of device
The first number of device is always specified by the first device address of input or output devices (eg. X0, X10, Y20 etc.).

If a device address is set between $\mathrm{Yn0}$ and $\mathrm{Yn7}$ ( XnO and Xn 7 ), the refresh starts from address $\mathrm{Yn0}(\mathrm{Xn0})$. If a device address is set between $\mathrm{Yn8}$ and YnF ( Xn 8 and XnF ), the refresh starts from address Yn8 (Xn8).

Number of I/O bits
The number of I/O bits available for a refresh can be set in a range of 8 to 2048. The allocation to blocks of 8 bits applies as follows:

B1 = $8 \mathrm{l} / \mathrm{O}$ bits
$B 2=16 \mathrm{I} / \mathrm{O}$ bits
$\mathrm{BA}=80 \mathrm{I} / \mathrm{O}$ bits
$\mathrm{BB}=88 \mathrm{I} / \mathrm{O}$ bits
$B 10=128 \mathrm{I} / \mathrm{O}$ bits
$B F F=2048$ I/O bits
Setting B0 refreshes all I/O bits in the PLC from the first number of device on.
The partial refresh is still proceeded if the SEG instruction is executed in direct mode of the CPU. However, in this case the operation conditions of inputs/outputs are not changed.
Pulse output using the SET and RST instructions in direct mode should be changed as shown below when the I/O control is changed to refresh mode.

NOTE The following program cannot be processed by an A2C CPU:


NOTE Using an AnA or AnU CPU, errors in the I/O refresh might occur, if all 2048 I/O bits are refreshed via a SEG instruction. Therefore, the execution of a refresh has to be split into $2 \times 1024$ devices.

The following program example shows the splitting of a program refreshing 2048 devices in one program scan using an AnA or AnU CPU.

$\begin{array}{ll}\text { Program } & \text { SEG } \\ \text { Example } & \text { The following program refreshes the inputs X10 through X1F. }\end{array}$


### 6.7.3 COM

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices MELSEC A


Devices MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { Error } \\ & \text { Flag } \end{aligned}$ | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{aligned} & \text { File } \\ & \text { Register } \end{aligned}$ | $\underset{\substack{\text { MELSECNET/10 } \\ \text { Direct JN }}}{ }$ |  | Special Module UDG | $\begin{aligned} & \begin{array}{l} \text { Index } \\ \text { Register } \\ \text { Zn } \end{array} \end{aligned}$ | $\begin{aligned} & \text { Constant } \\ & \text { K, } \mathbf{H}(16 \#) \end{aligned}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| - | - | - | - | - | - | - | - | - | - | - | 1 |

GXIEC Developer

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: |
| MELSEC |  |  |

GX Developer


## Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| - | - | - |

## Functions Link refresh

## COM Refresh instruction for link and interface data

With a CPU of the Q series or the System Q the executed function of the COM instruction depends on the operation condition of the special relay SM775:

- If SM775 is not set (0), the link and interface data are refreshed (link refresh) and general data processing is performed (END processing).
- If SM775 is set (1), only general data processing is performed (END processing).

The following explanations apply to the Q series/System Q with SM775 not set (0) and to the A series:

A COM instruction is used to speed up data communication with a remote I/O station. If the scan time of a master station is longer than that of a local station, a COM instruction enables correct processing of received input and output data.

On execution of a COM instruction the CPU temporarily interrupts the sequence program, performs general data processing (END processing), and refreshes link and interface data (link refresh).

${ }^{1}$ COM instruction
${ }^{2}$ General data processing/link refresh

A COM instruction may be used any number of times in the sequence program. In this respect, note that the sequence program scan time is increased by the period of general data processing and link refresh times.

NOTE General data processing performs the following functions:

- Communication between PLC and peripheral devices.
- Monitoring of other stations.
- Reading of buffer memory of other special function modules via a computer link module.


## Link refresh processing performs the following functions:

- Refresh of CC-Link
- Automatic refresh of intelligent function modules
- Refresh of MELSECNET/10 and MELSECNET/H
- Automatic refresh of multi-CPU shared memory (for multi processor type CPUs of the System $Q$ with function version B or later only)


## Execution conditions

The upper diagram shows data communication events without a COM instruction. The lower diagram shows data communication events using a COM instruction.

${ }^{1}$ Master station program
${ }^{2}$ Data communication
${ }^{3}$ Local station program
${ }^{4}$ Remote I/O station, I/O refresh

Data communication between links is speeded up in the sequence program of the master station via the COM instruction, because the number of communication events with the remote I/O station increases.

Data may not be received properly as shown above, if the scan time of the local station sequence program is longer than that of the master station. In this case, secure data communication is achieved with the COM instruction applied in the sequence program of the local station.
If a COM instruction is programmed in the sequence program of a local station, a link refresh is performed every time the local station receives the master station command between the following instructions:

- Step 0 and COM instruction
- COM instruction and COM instruction
- COM instruction and END instruction

If the link scan time of the link is longer than the sequence program scan time of the master station, data communication cannot be speeded up even if a COM instruction was programmed in the master station.


[^19]
### 6.7.4 <br> EI, DI

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\boldsymbol{\theta}^{1}$ | $\boldsymbol{\theta}^{1}$ |  |  |  |  |

${ }^{1}$ A link refresh can only be executed, if M9053 is set.
Devices MELSEC A


GXIEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram |  | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | LD SET LO DI | $\begin{aligned} & \text { M9036 } \\ & \text { M9053 } \\ & \text { TRUE } \end{aligned}$ | $\\|_{1}^{\text {mo36 }}$ |  | LD <br> S <br> LD <br> DIM | ( Mene36 |
| melsec | LD SET L0 EI | M9036 M9053 TRUE | м9036 | $\begin{aligned} & \text { m9053 } \\ & (s) \end{aligned}$ | Lic | Mn036 Mpobs TRUE |

## Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| - | - | - |

## Functions

## Execution conditions for a link refresh

## General notes

The executed function of a link refresh (see COM instruction) depends on the EI/DI instruction. The function of the EI/DI instruction with an AnN or A2C CPU depends on the status of the internal relay M9053. Only if this relay is set, these instructions serve as execution conditions for a link refresh. If the internal relay M9053 is not set, these instructions serve as execution conditions for an interrupt program.

## DI Disable link refresh execution

The DI instruction disables the execution of a link refresh until an El instruction is executed. After switching on or resetting the CPU the link refresh status is enabled.
Link refresh is always enabled during END processing.

## El Enable link refresh execution

The execution of a link refresh is enabled after setting an El instruction.

## Execution conditions

The following diagram shows the execution conditions for the El/DI instructions.
The markings indicate link data processing. There is no wait period for constant scan, if constant scan is not specified. In direct mode an I/O refresh is not possible.

${ }^{1}$ Program execution without EI/DI instruction
${ }^{2}$ Program execution with DI instruction
${ }^{3}$ Program execution with EI/DI instruction
${ }^{4}$ I/O refresh
${ }^{5}$ Sequence processing
${ }^{6}$ END processing
${ }^{7}$ Wait period for constant scan

Processing is accomplished with fulfilled execution condition.
The function of the EI/DI instruction depends on the status of the internal relay M9053. After the execution of an EI/DI instruction, M9053 can be set (1) or reset (0).

If an El or DI instruction is located within an MC instruction, it is processed independently of the execution of the MC instruction.

## Program El

Example
The following program disables a link refresh until the El instruction is executed just before the FEND instruction. Invoking an interrupt program is supported at any time. The diagrams show the program execution over a period of time.


### 6.8 Other convenient Instructions

The instructions in the following table support programming of special timers and special counters, pulse counters and pulse outputs. Also included are instructions for positioning rotary tables and for building input matrices.

| Function | MELSEC Instruction <br> in <br> MELSEC Editor | MELSEC Instruction <br> in <br> IEC Editor |
| :---: | :---: | :---: |
| 1-Phase Input <br> count-up/-down Counter | UDCNT1 | UDCNT1_M |
| 2-Phase Input <br> count-up/-down Counter | UDCNT2 | UDCNT2_M |
| Programmable (teaching) Timer | TTMR | TTMR_M |
| Special Function Timer | STMR | STMR_M |
| Positioning of |  |  |
| Rotary Tables | STMRH | STMRH_M |
| Ramp Signal | ROTC | ROTC_M |
| Pulse Counter | RAMP | RAMP_M |
| Pulse Output with <br> set Number of Outputs | SPD | PLSY_M |
| Pulse Width Modulation | PWM | PWM_M |
| Building of Input Matrices | MTR | MTR_M |

### 6.8.1 UDCNT1

## CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\boldsymbol{\bullet}^{1}$ |

${ }^{1}$ Not available for Q00JCPU, Q00CPU and Q01CPU

## Devices

 MELSEC Q|  |  |  |  |  | able D |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { Inter, } \\ & \text { (Sys } \end{aligned}$ | vices User) | File | $\begin{gathered} \text { MEL } \\ \text { Dir } \end{gathered}$ | $\underbrace{\mathrm{ET} / 10}_{\square}$ | Special Function | Index | Constant | Other | Error Flag | Number of steps |
|  | Bit | Word |  | Bit | Word | Uप\G |  |  |  |  |  |
| s | ${ }^{1}$ | - | - | - | - | - | - | - | - | - |  |
| d | - | ${ }^{2}$ | - | - | - | - | - | - | - | - | 4 |
| n | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - | - | - | - | - | - | - |  |

[^20]GX IEC
Developer

| MELSEC Instruction List |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: |
| MELSEC | $\begin{array}{ll}\text { UDCNT1 } & s \\ & \\ & d \\ & n\end{array}$ |  | UDCNT1_M s.n.d |

GX
Developer


Variables

| Set Data | Meaning | Data Type |  |
| :---: | :---: | :---: | :---: |
|  |  | MELSEC | IEC |
|  | s+0: Input device number for count input (pulse signal, phase). | bit | Array [1..2] of BOOL |
| S | $\mathrm{s}+1$ : Set count up or down 0 = count up <br> 1 = count down |  |  |
| d | Number of counter performing the UDCNT1 instruction. | BIN 16-bit (counter only) | ANY16 |
| n | Setting | BIN 16-bit | ANY16 |

## Functions 1-phase count-up/-down counter

## UDCNT1 Counter instruction

When the input designated by s+0 (array_s [0]) changes from 0 to 1 the current count of the counter designated by $d$ is updated. Consequently, only leading edges are counted.
The counting direction is determined by the status of the input designated by s+1 (array_s [1]): If the input condition is 0 , the pulses of the input designated by $s+0$ (Array_s [0]) are added to the current count value.
If the input condition is 1 , the pulses of the input designated by $s+0$ (Array_s [0]) are subtracted from the current count value.
The count processing performs as follows:
When counting up, the counter contact designated by $d$ is set (1), if the current count value is identical to the setting value in n . The counting process continues while the counter contact is set (see program example).
When counting down, the counter contact is reset (0), if the current count value is identical to n -1 (see program example).
The counter designated by dis a ring counter. If the count reads 32767 and is increased by 1 , the counter jumps to -32768 . If the count reads -32768 and is decreased by 1 , the counter jumps to 32767. The following diagram illustrates ring counting:

${ }^{1}$ Counting up
${ }^{2}$ Counting down

The UDCNT1 instruction is started when the execution condition is set and stopped when the execution condition is reset. If the counter is started once again, it counts on from the value before it was stopped.
An RST instruction resets the counter designated by $d$ and the according counter contact.

NOTE The counting process of a UDCNT1 instruction is performed during a CPU interrupt (1 ms for a System Q multi processor CPU, 5 ms for a QnACPU). For this reason only pulses with set/reset times over 1 ms resp. 5 ms can be counted accurately.
The setting value cannot be changed during the counting process (-> the input designated by s+0 (Array_s [0]) is set). In order to change the setting, the input designated by s+0 (Array_s [0]) has to be reset.
Counters designated by a UDCNT1 instruction cannot be used by other instructions at the same time. In this case they would not return an accurate count.

## Program <br> Example

UDCNT1
If X20 is set, the following program designates counter C0 (up/down counter) to count the number of leading edges from XO.

${ }^{1}$ Count
${ }^{2}$ Counter contact of counter C0

NOTE This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 6.8.2 UDCNT2

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\boldsymbol{\bullet}^{1}$ |

${ }^{1}$ Not available for Q00JCPU, Q00CPU and Q01CPU
Devices MELSEC Q

${ }^{1} \mathrm{X}$ only
${ }^{2} \mathrm{C}$ only

GX IEC
Developer

| MELSEC Instruction List |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: |
| MELSEC | UDCNT2$s$  <br>  $d$ <br>  $n$ <br>  $n$ |  | UCCNT2M s.n.d |

GX
Developer


Variables

| Set Data | Meaning | Data Type |  |
| :--- | :--- | :--- | :--- |
|  |  | MELSEC | IEC |
| s | s+0: Input device number for count input (pulse signal, phase A) |  | Array [1..2] of <br> BOOL |
|  | s+1: Input device number of count input (pulse signal, phase B) |  | BIN 16-bit <br> (counter only) |
| dNY16 |  |  |
| n | Number of counter performing the UDCNT1 instruction | BIN 16-bit | ANY16 |

## Functions 2-phase count-up/-down counter

## UDCNT2 Counter instruction

The count of the counter designated by d is changed depending on the condition of the two inputs $\mathrm{s}+0$ (array_s [0]) and $\mathrm{s}+1$ (array_s [1]).
The direction of the count is determined as follows:
If the input s+0 (array_s[0]) is set (1) and the input s+1 (array_s[1]) changes from 0 to 1 the current count is increased by 1.
If the input $s+0$ (array_s[0]) is set (1) and the input $s+1$ (array_s[1]) changes from 1 to 0 the current count is decreased by 1 .
If the input $\mathrm{s}+\mathrm{O}$ (array_s[0]) is reset (0) no counting operation is executed.
The count processing performs as follows:
When counting up, the counter contact designated by $d$ is set (1), if the current count value is identical to the setting value in $n$. The counting process continues while the counter contact is set (see program example).
When counting down, the counter contact is reset (0), if the current count value is identical to n -1 (see program example).
The counter designated by d is a ring counter. If the count reads 32767 and is increased by 1 , the counter jumps to -32768 . If the count reads -32768 and is decreased by 1 , the counter jumps to 32767 . The following diagram illustrates ring counting:


1 Counting up
${ }^{2}$ Counting down

The UDCNT2 instruction is started when the execution condition is set and stopped when the execution condition is reset. If the counter is started once again, it counts on from the value before it was stopped.
An RST instruction resets the counter designated by d and the according counter contact.

NOTE The counting process of a UDCNT2 instruction is performed during a CPU interrupt (1 ms for a System Q multi processor CPU, 5 ms for a QnACPU). For this reason only pulses with set/reset times over 1 ms resp. 5 ms can be counted accurately.
The setting value cannot be changed during the counting process (-> the input designated by $s+0$ (Array_s [0]) is set). In order to change the setting, the input designated by s+O (Array_s [0]) has to be reset.

Counters designated by a UDCNT2 instruction cannot be used by other instructions at the same time. In this case they would not return an accurate count.

## Program <br> Example

UDCNT2
If X 20 is set, the following program designates counter CO . The count and the count direction (up/down) depend on the conditions of X0 and X1.


NOTE This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 6.8.3 TTMR

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\ominus^{1}$ |

${ }^{1}$ Not available for Q00JCPU, Q00CPU and Q01CPU

## Devices

 MELSEC Q

GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | TMM |  |  | TMR_M | n . ${ }^{\text {d }}$ |

GX
Developer


Variables

| Set Data | Meaning | Data Type |  |
| :--- | :--- | :--- | :--- |
|  |  | MELSEC | IEC |
| $d$ | $d+0:$ Device storing measurement value. |  | Array [1..2] of <br> ANY16 |
|  | d+1: For internal use by the CPU. | BIN 16-bit |  |
|  | Measurement value multiplier |  | ANY16 |

## Functions Programmable (teaching) Timer

## TTMR Timer instruction

A timer programmed via the TTMR instruction measures the time of an input signal in seconds. The measurement value is multiplied with $n$ and stored in d (array_d [0]+[1]).
With leading edge from the input the devices $d+0$ (array_d [0]) and d+1 (array_d [1]) are cleared.
The multipliers designated by n are as follows:
$\mathrm{n}=0$, multiplier 1
$\mathrm{n}=1$, multiplier 10
$\mathrm{n}=2$, multiplier 100

NOTE Time measurement is performed during the execution of a TTMR instruction. Applying a JMP instruction or a similar instruction to the TTMR instruction causes inaccurate time measurement.

The multiplier n must not be changed during the execution of a TTMR instruction. A change would cause inaccurate measurement.

The TTMR instruction can also be used in low speed type programs.
The device designated by $d+1$ (array_d [1]) is used by the CPU. A change would cause inaccurate measurement.

## Operation <br> Errors

## Program

Example

In the following cases an operation error occurs and the error flag is set:

- The value designated by $n$ exceeds the relevant device range of 0 to 2 (error code: 4100).

TTMR
If XO is set, the following program measures the time in seconds (multiplier $=1$ ). The result is stored in D0.


[^21]
### 6.8.4 STMR, STMRH

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\boldsymbol{\bullet}^{1}$ |

${ }^{1}$ Not available for Q00JCPU, Q00CPU and Q01CPU

## Devices MELSEC Q


${ }^{1}$ Can only be used by timer (T) data.
GXIEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instru | List |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  |  |  | STMR_M | s.n.d |

GX
Developer


Variables

| Set Data | Meaning | Data Type |  |
| :---: | :---: | :---: | :---: |
|  |  | MELSEC | IEC |
| S | Number of timer. | BIN 16-bit (timer only) | ANY16 |
| n | Time setting. | BIN 16-bit | ANY16 |
| d | d+0: OFF delay timer output. | Bit | Array [1..4] of BOOL |
|  | d+1: One shot timer output after OFF (Set by trailing edge). |  |  |
|  | d+2: One shot timer output after ON (Set by leading edge). |  |  |
|  | d+3: ON delay timer output. |  |  |

## Functions Special function timer <br> STMR Timer instruction for low speed timers <br> STMRH Timer instruction for high speed timers

The STMR instruction uses outputs designated by d+0 through d+3 (array_d [0] through array_d [3]) to perform four different timer functions:

OFF delay timer output (d+0) (array_d [0])
The output designated by $d+0$ (array_d [0]) is set (1) with leading edge from the execution condition. With trailing edge from the execution condition and after a period of time designated by $n$ the output is reset (0) again.

One shot timer output after OFF (Set by trailing edge, d+1 (array_d [1]))
The output designated by $d+1$ (array_d [1]) is set (1) with trailing edge from the execution condition. After a period of time designated by n or with leading edge from the execution condition the output is reset (0) again.

One shot timer output after ON (Set by leading edge, d+2 (array_d [2]))
The output designated by $d+2$ (array_d [2]) is set (1) with leading edge from the execution condition. After a period of time designated by $n$ or with trailing edge from the execution condition the output is reset (0) again.

ON delay timer output (d+3 (Array [3]))
The output designated by $d+3$ (array_d [3]) is set (1) with trailing edge from the timer coil. This corresponds to an ON delay time designated by $n$. The output $d+3$ is also set with trailing edge from the execution condition and then reset ( 0 ) after a period of time designated by $n$.

The timer coil of the timer designated by $s$ is set (0) with leading edge from the execution condition and starts measuring the time designated by n .

The timer coil measures time until the measurement value matches the time setting n and then drops out.

If the execution condition is reset before the time setting n has passed, the timer coil remains set and time measurement is suspended at that point.
If the execution condition is set again the measurement value is cleared to 0 and time measurement starts again.

The timer contact designated by $s$ is either set by trailing edge from the execution condition and set timer coil or by trailing edge from the timer coil and set execution condition. The timer contact is reset by trailing edge from the execution condition and reset timer coil. The timer contact is supplied for CPU internal use only.

${ }^{1}$ Execution condition
${ }^{2}$ Timer coil designated by $s$
${ }^{3}$ Timer contact designated by s
${ }^{4}$ Time setting $n$

Time measurement is performed during the execution of an STMR instruction. Applying a JMP instruction or a similar instruction to the STMR instruction causes inaccurate time measurement.

The realtime designated by d can be calculated by multiplying the time setting n with the time unit for low speed timers (default value $=100 \mathrm{~ms}$ ).
The constant n has to range within 1 and 32767.
The timer designated by s cannot be used by an OUT instruction. If an OUT instruction and an STMR instruction use the same timer, the STMR instruction cannot be performed accurately.

Program
Example

STMR
If X 20 is set, the following program alternately sets the outputs Y 0 and Y 1 for 1 second each. The used timer is a 100 ms timer. The time period of 1 second is calculated by multiplying K10 with 100 ms .


[^22]
### 6.8.5 ROTC

## CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\boldsymbol{\bullet}^{1}$ |

${ }^{1}$ Not available for Q00JCPU, Q00CPU and Q01CPU
Devices
MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  |  | Numberof steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\underset{\text { Register }}{\text { File }}$ | MELSECNET/10 |  | Special Module U—GI | $\begin{aligned} & \text { Index } \\ & \text { Register } \\ & \mathrm{Zn} \end{aligned}$ | $\begin{aligned} & \text { Constant } \\ & \mathrm{K}, \mathrm{H}(16 \#) \end{aligned}$ | Other | $\begin{aligned} & \text { Error } \\ & \text { Flag } \end{aligned}$ |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s | - | $\bullet$ | - | - | - | - | - | - | - | SM0 |  |
| n1 | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - |  |  |
| n2 | $\bullet$ | $\bullet$ | $\bullet$ | - | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - |  | 5 |
| d | $\bullet$ | - | - | - | - | - | - | - | - |  |  |

GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Ins | Lion List |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | $\begin{aligned} & s \\ & n 1 \\ & n 2 \\ & d \end{aligned}$ |  | ROTC_M | s.n1.n2.d |

GX
Developer


Variables

| Set Data | Meaning | Data Type |  |
| :---: | :---: | :---: | :---: |
|  |  | MELSEC | IEC |
| S | s+0: Measurement of table rpm (internal use only). | BIN 16-bit | $\begin{aligned} & \text { Array [1..3] } \\ & \text { of ANY16 } \end{aligned}$ |
|  | $s+1$ : Number of position. |  |  |
|  | s+2: Number of sector. |  |  |
| n1 | Number of sectors (divisions) on table (2 to 32767). |  | ANY16 |
| n2 | Number of low speed sectors (0 to n1). |  | ANY16 |
| d | d+0: A-phase input signal. | Bit | Array [1..8] of Bool |
|  | d+1: B-phase input signal. |  |  |
|  | d+2: Zero position detection input signal. |  |  |
|  | d+3: High speed forward output signal (internal use only). |  |  |
|  | d+4: Low speed forward output signal (internal use only). |  |  |
|  | d+5: Stop output signal (internal use only). |  |  |
|  | d+6: High speed reverse output signal (internal use only). |  |  |
|  | d+7: Low speed reverse output signal (internal use only). |  |  |

## Functions Positioning instruction for rotary tables

## ROTC Positioning instruction

The ROTC instruction rotates a sector designated by s+2 (array_s [2]) on a table with a specified number of sectors (divisions) designated by n 1 to a specified position designated by $\mathrm{s}+1$ (array_s [1]).

The positions and sectors on the rotary table are numbered counterclockwise.
The value in s+0 (array_s [0]) is internally used by the system to determine which sector is located where in relation to the zero position. This value must not be changed, otherwise the table will not be positioned accurately.

The value in n 2 determines the number of sectors the table can be rotated by at low speed. This value must be less than that designated by n 1 .

The A/B-phase inputs designated by d+0 (array_d [0]) and d+1 (array_d [1]) detect the direction of the rotation. Both inputs receive pulses. If the A-phase input d+0 (array_d [0]) is set, the direction of the rotation is determined by the pulse edge of the B-phase input $d+1$ (array_d [1]):
If the B-phase is at leading edge at that moment the table rotates clockwise (to the right).
If the B-phase is at trailing edge at that moment the table rotates counterclockwise (to the left).

The input designated by d+2 (array_d [2]) detects the zero position. This input is set, if sector 0 reaches position 0 . If this input is set during the execution of a ROTC instruction, the value in $\mathrm{s}+0$ (array_s [0]) is reset. For accurate positioning this value in s+0 (array_s [0]) should be reset before positioning via the ROTC instruction.

Data in d+3 (array_d [3]) through d+7 (array_d [7]) store output signals for operating the rotary table. Which output signal is set depends on the current operation result of the ROTC instruction.

If all operation results were 0 just before executing a ROTC instruction, the outputs designated by d+3 (array_d [3]) through d+7 (array_d [7]) are reset without positioning the table. After resetting the execution condition these outputs are reset either.

A ROTC instruction can only be executed once in a program. Repeated application within one program causes faulty operation of the instruction.

Operation In the following cases an operation error occurs and the error flag is set:
Errors

- The value specified in s+0 (array_s [0]) through s+2 (array_s [2]) or in n2 is greater than that in n1 (error code: 4100).


## Program <br> Example

## ROTC

In the following program the contacts $\mathrm{X} 0, \mathrm{X} 1$ (incremental encoder), and X 2 address the internal relays for detection of the rotating direction and zero position M0 (var_M0 array [0]) through M2 (var_M0 array [2]). The contact X2 is activated, if sector 0 is located at position 0 (zero position detection)

The rotary table shown below is divided into 10 sectors.
Which item (sector) will be moved to which station (position) has to be specified in D201 (var_D200 array [1]) and D202 (var_D200 array [2]) before the execution of the ROTC instruction.

Due to the value $\mathrm{n} 1=10$ the contact of the counter register outputs 10 pulses each rotation (division). The value $\mathrm{n} 2=2$ specifies the number of low speed divisions.

For example, if register D201 (var_D200 array [1]) stores the value 0 and register D202 (var_D200 [2]) stores the value 3, the rotary table moves item 3 (sector 3) to station 0 (position 0) travelling the shortest distance (clockwise). The sectors 1 through 3 rotate at low speed.

For an allocation of single registers and internal relays or array elements respectively to the corresponding functions see the table following the example.
MELSEC Instruction List

[^23]| Data register | Meaning | Remark |
| :--- | :--- | :--- |
| D200 (var_D200 Array [0]) | Counter register |  |
| D201 (var_D200 Array [1]) | Position of station | These values are written to the data <br> registers D201 (var_D200 array [1]) and <br> D202 (var_D200 array [2]) <br> via a MOV instruction. |
| D202 (var_D200 Array [2]) | Position of item | The internal relays M0 (var_M0 array [0]) <br> through M2 (var_M0 array [2]) are <br> addressed by the inputs X0 through X2 |
| (see program example). |  |  |

NOTE
This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 6.8.6 RAMP

## CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\boldsymbol{\bullet}^{1}$ |

${ }^{1}$ Not available for Q00JCPU, Q00CPU and Q01CPU
Devices MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { Error } \\ & \text { Flag } \end{aligned}$ | Numberof steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{aligned} & \text { File } \\ & \text { Register } \end{aligned}$ | MELSECNET/10 Direct J $\square \square$ |  | Special Module UПRG | $\begin{array}{\|l} \begin{array}{l} \text { Index } \\ \text { Register } \\ \text { Zn } \end{array} \\ \hline \end{array}$ | $\begin{aligned} & \text { Constant } \\ & \text { K, } \mathrm{H} \text { (16\#) } \end{aligned}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| n1 | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - | - |  |
| n2 | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - | - |  |
| d1 | - | - | - | $\bullet$ | - | - | - | - | - | - | 6 |
| n3 | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - | - |  |
| d2 | $\bullet$ | - | - | - | - | - | - | - | - | - |  |

GX IEC Developer


GX
Developer


Variables

| Set Data | Meaning | Data Type |  |
| :---: | :---: | :---: | :---: |
|  |  | MELSEC | IEC |
| n1 | Initial value of operation. | BIN 16-bit | ANY16 |
| n2 | Final value of operation. |  | ANY16 |
| d1 | (d1)+0: Device storing current value. |  | Array [1..2] of ANY16 |
|  | (d1)+1: Device storing number of executed moves (internal use only). |  |  |
| n3 | Number of moves to be executed. |  | ANY16 |
| d2 | (d2)+0: Bit to be set after completion. | Bit | Array [1..2] of Bool |
|  | (d2)+1: Bit determining storage of operation result. |  |  |

## Functions

## Ramp signal

RAMP Instruction for changing the content of a device gradually
A RAMP instruction changes the content in (d1)+0 (array_d1 [0]) gradually from the initial value designated by n 1 to the final value designated by n 2 .
The number of moves performing the gradual changes is designated by n3.
The number of moves already executed is stored in (d1)+1 (array_d1 [1]) for internal system use.

When the operation is completed the device designated by (d2)+0 (array_d2 [0]) is set.
The signal condition of the device (d2)+0 (array_d2 [0]) and the content of the device (d1)+0 (array_d1 [0]) depend on the signal condition of the device (d2)+1 (array_d2 [1]):
If the device (d2)+1 (array_d2 [1]) is not set, the device (d2)+0 (array_d2 [0]) will be reset during the next scan and the RAMP instruction will begin a new move operation from the value currently stored in (d1)+0 (array_d1 [0]).
If the device (d2)+1 (array_d2 [1]) is set, the device (d2)+0 (array_d2 [0]) remains set and the value in (d1)+0 (array_d1 [0]) is not changed (storage).
If the execution condition is reset during the operation, the content in (d1)+0 (array_d1 [0]) does not change. If the execution condition is set once again, the RAMP instruction changes the current content in (d1)+0 (array_d1 [0]) stored before the reset.

During the processing of the instruction the values in n 1 and n 2 must not be changed.

## Program

RAMP
Example
The following program increases the content in D0 within 6 moves from 10 to 100 and stores the content in DO when the operation is completed.


NOTE This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 6.8.7 SPD

## CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\boldsymbol{\bullet}^{1}$ |

${ }^{1}$ Not available for Q00JCPU, Q00CPU and Q01CPU

## Devices MELSEC Q


${ }^{1}$ Nur X
GXIEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instru |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  |  |  | SPD_M | s.n.d |

GX
Developer


## Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | Pulse input signal. | Bit |
| $n$ | Measurement time (unit: ms). | BIN 16-bit |
| $d$ | First number of device storing measurement result. |  |

## Functions Pulse density measurement

## SPD Pulse density measurement

The SPD instruction counts pulses at the input designated by s for a period of time specified by n . The result of the measurement is stored in d .

${ }^{1}$ Execution condition.
${ }^{2}$ The result of the measurement is stored in d.
${ }^{3}$ Begin of measurement.

While the execution condition is set, the measurement begins again from 0 after the measurement time has passed. In order to stop the SPD measurement the execution condition has to be reset.

The SPD instruction stores the data from the designated devices in the CPU work area, and performs the current count operation during a 5 ms system interrupt. For this reason, the number of times the instruction can be used is limited. The SPD instructions exceeding this limit are not processed.

Note The count processing for pulses used with the SPD instruction is conducted during a interrupt. Therefore, to count the pulses, it is necessary to provide their ON and OFF time as long as the interrupt time of the CPU or longer. The interrupt time is 1 ms for a System Q multi processor CPU and 5 ms for a QnA-CPU.
When a System Q CPU is used, the SPD instruction is not processed if $n=0$.
When a QnA CPU is used, the SPD instruction is not processed if $n=0$ or if $n$ is not a multiple of 5 .
The SPD instruction can be used as many as 6 times within all the programs being executed. The seventh and the subsequent SPD instructions are not processed.

## Program <br> SPD

Example
If X 10 is set, the following program counts the pulses at X 0 during a period of time of 500 ms . The result is stored in D0.

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | $\begin{aligned} & x 10 \\ & x 0 \\ & \text { K500 } \\ & \text { D0 } \end{aligned}$ |  | $\begin{aligned} & \text { LD } \\ & \text { SPD_M } \end{aligned}$ | $\begin{aligned} & x_{10} 10 \\ & \times 0.500 .00 \end{aligned}$ |

### 6.8.8 PLSY

## CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet^{1}$ |

${ }^{1}$ Not available for Q00JCPU, Q00CPU and Q01CPU

## Devices MELSEC Q


${ }^{1} \mathrm{Y}$ only

GX IEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  |  |  | PLSY_M | s1.s2.d |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s1 | Device storing pulse frequency setting. | BIN 16-bit |
| s2 | Device storing number of output pulses setting. |  |
| d | Device storing output destination. | Bit |

## Functions Pulse output with adjustable number of pulses

## PLSY Pulse output instruction

The PLSY instruction outputs a number of pulses specified by s2 at a frequency specified by s1 to an output designated by d.
The frequency range in s1 can be specified from 1 to 100 Hz . If the value 0 is set in $s 1$, the PLSY instruction outputs a continuous signal.
The number of output pulses in s2 can be specified from 1 to 32767.
Only outputs corresponding to the output module can be designated by d.
Pulse output begins with leading edge from the execution condition of the PLSY instruction. During pulse output the execution condition must not be reset. Resetting the execution condition suspends the pulse output.

The PLSY instruction stores the data from the designated devices in the CPU work area, and performs the current output operation during a system interrupt. For this reason, the PLSY instruction can only be used once in a program. The interrupt time is 1 ms for a System $Q$ multi processor CPU and 5 ms for a QnA CPU.

```
Program PLSY
Example If X0 is set, the following program outputs five 10 Hz pulses to Y20.
```

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | $\begin{aligned} & \text { LD } \\ & \text { PLSY } \end{aligned}$ | $\begin{aligned} & x 0 \\ & \text { K10 } \\ & k 5 \\ & \text { Y20 } \end{aligned}$ |  | $\begin{aligned} & \mathrm{LD} \\ & \text { PLSY_M } \end{aligned}$ | $\begin{aligned} & x 0 \\ & 10.5, Y 20 \end{aligned}$ |

### 6.8.9 PWM

## CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\boldsymbol{\bullet}^{1}$ |

${ }^{1}$ Not available for Q00JCPU, Q00CPU and Q01CPU

## Devices MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | Error | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10 Direct J $\square \square$ |  | Special Function Module U $\square$ G | IndexRegisterZn Zn | Constant | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| n1 | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - | - | - |  |
| n2 | $\bullet$ | $\bullet$ | - | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - | - | 4 |
| d | ${ }^{1}$ | - | - | - | - | - | - | - | - | - |  |

${ }^{1}$ Nur $Y$
GXIEC
Developer


GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| n1 | Number of device storing ON time setting. |  |
| n2 | Number of device storing cycle time setting. |  |
| $d$ | Number of device storing output destination. | Bit |

## Functions Pulse width modulation

## PWM Modulation instruction

The PWM instruction outputs pulses at a cycle time specified by n2 and with an ON time specified by n 1 to an output designated by d .


The times in n1and n 2 can be specified from 1 to 65535 ms when a multi processor CPU of the System Q is used. When a QnA CPU is used, the range for the values in n1 and n2 goes from 5 ms to 65535 ms . The value set in n 1 has to be less than that in n 2 .

Notes The PWM instruction registers the data from the designated devices in the work area of the CPU, and performs the current output operation during a system interrupt (1 ms for System Q CPUs, 5 ms for QnA CPUs). For this reason, the PWM instruction can only be used once in a program.

The instruction is not processed in the following cases:

- When both n1 and n2 are 0
- When n2 is smaller or equal to n1
- When n1 and n2 are not multiples of 5 (only when a QnA CPU is used)

Program
Example

PWM
If XO is set, the following program outputs pulses at a cycle time of 1 second and with an ON time of 100 ms to Y 20 .

6.8.10 MTR

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\boldsymbol{\bullet}^{1}$ |

${ }^{1}$ Not available for Q00JCPU, Q00CPU and Q01CPU

## Devices

 MELSEC Q| Usable Devices |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { Error } \\ & \text { clag } \end{aligned}$ | Numberof steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\underset{\text { Register }}{\text { File }}$ | MELSECNET/10 Direct J $\square$, |  | Special Module U-IGロ | $\begin{gathered} \text { Index } \\ \text { Register } \\ \mathrm{Zn} \end{gathered}$ | Constant | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s | - | - | - | - | - | - | - | - | - | SM0 | 5 |
| d1 | $\bullet$ | - | - | - | - | - | - | - | - |  |  |
| d2 | $\bullet$ | - | - | - | - | - | - | - | - |  |  |
| n | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - |  |  |

GXIEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram$\begin{array}{cc}  & \text { MTRMM } \\ - \text { EN } & \text { ENO } \\ -s & d 1 \\ -\mathrm{s} & \mathrm{~d} 2 \\ -\mathrm{n} \end{array}$ | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | $s$ $d 1$ $d 2$ $n$ |  | MTR_M | s.n.d1.d2 |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | Initial input device. |  |
| d1 | Initial output device. | Bit |
| d2 | First number of device storing matrix input data. |  |
| n | Number of input rows. | BIN 16-bit |

## Functions Building an input matrix

## MTR Instruction for reading $\mathbf{n}$ data rows into an input matrix.

The MTR instruction reads the information of 16 bits (0/1) beginning from the device designated by s. The number of repetitions (rows) is designated by n . The conditions of read data are stored in the device designated by d 2 onwards. This way, a matrix of 16 bits and n rows is built.
One row (16 bits) can be read each scan.
The reading process is continuously repeated from the first to the nth row.
Due to the format of the input matrix (16 bits x n rows) the device designated by d 2 has to supply space for 16 bits $\times \mathrm{n}$ rows either to store the data.
Each row is selected beginning with the output designated by d1. The corresponding output for each row of 16 bits to be read is set or reset by the system automatically. The number of outputs is identical with the number of rows. Thus, each single row can be addressed accurately by the system

The device numbers designated by s, d1, and d2 must be divisible by 16.
The number of rows n can be designated from 2 to 8.
Note, that the MTR instruction directly operates on current input and output data.

Operation In the following cases an operation error occurs and the error flag is set:
Errors - The device numbers designated by s, d1, and d2 are not divisible by 16 (error code: 4101).

- The device designated by s exceeds the current input range (error code: 4101).
- The device designated by s exceeds the current output range (error code: 4101).
- The matrix space 16 bits n n rows exceeds the relevant device range of d2 (error code: 4101).
- The value in n does not range within 2 and 8 (error code: 4100).

Program
MTR

## Example

If X 0 is set, the following program reads the inputs X 10 through $\mathrm{X} 1 F$ three times and stores the results in M30 through M77. A matrix is built with 16 bits $\times 3$ rows. The rows are addressed via the outputs Y20 through Y22.

${ }^{1}$ 1st row
${ }^{2}$ 2nd row
${ }^{3}$ 3rd row

## 7 Application Instructions, Part 2

The application instructions, part 2 are specific instructions for several special functions. The following table shows the division of these functions:

| Instruction | Meaning |
| :--- | :--- |
| Logical operation instructions | Logical AND / OR, logical exclusive OR / exclusive NOR |
| Rotation instructions | 16 -bit and 32-bit data right / left rotation |
| Shift instructions | Shift data by bit or word |
| Bit processing instructions | Set, reset, and test bits |
| Data processing instructions | Search, encode, and decode data at specified devices <br> Disunite and unite data |
| Structured program instructions | Repeated operation, subroutine program calls, <br> subroutine calls between program files, switching <br> between main and subprogram parts, micro computer <br> program cals, index qualification of entire ladders, store <br> index qualification values in data tables |
| Data table operation instructions | Write to and read data from a data table, delete and <br> insert data blocks in a data table |
| Buffer memory access instructions | Buffer memory access of special function modules or <br> remote modules |
| Display instructions | Output ASCII characters to the outputs of a module or to <br> an LED display |
| Debugging and failure diagnosis instructions | Failure checks, setting and resetting status latch, <br> sampling trace, program trace |
| Character string processing instructions | Character string (ASCII code) processing |
| Special function instructions | Trigonometrical functions, square root and exponential <br> calculation with BCD data and floating point data |
| Data control instructions | Upper and lower limit control and storage of checked <br> data |
| File register switching instructions | Switching between file register blocks and files |
| Clock instructions | Writing and reading clock data |
| Peripheral device instructions | Message output and key input on peripheral units |
| Program instructions | Select different program execution modes |
| Other instructions | Reset watchdog timer (WDT), set and reset carry, pulse <br> generation, direct read from indirect access file registers, <br> numerical key input from keyboard, batch save or <br> recovery of index registers, write to EEPROM file <br> registers |
|  | Sera |
|  |  |

### 7.1 Logical operation instructions

Via the logical operation instructions logical connections such as logical sum or logical product are programmed.

| Function | MELSEC Instruction in MELSEC Editor | MELSEC Instruction in IEC Editor |
| :---: | :---: | :---: |
| AND <br> (logical product) | WAND | WAND_M, WAND_3_M |
|  | WANDP | WANDP_M, WANDP_3_M |
|  | DAND | DAND_M, DAND_3_M |
|  | DANDP | DANDP_M, DANDP_3_M |
|  | BKAND | BKAND_M |
|  | BKANDP | BKANDP_M |
| $\begin{gathered} \text { OR } \\ \text { (logical sum) } \end{gathered}$ | WOR | WOR_M, WOR_3_M |
|  | WORP | WORP_M, WORP_3_M |
|  | DOR | DOR_M, DOR_3_M |
|  | DORP | DORP_M, DORP_3_M |
|  | BKOR | BKOR_M |
|  | BKORP | BKORP_M |
| Exclusive OR (XOR) | WXOR | WXOR_M, WXOR_3_M |
|  | WXORP | WXORP_M, WXORP_3_M |
|  | DXOR | DXOR_M, DXOR_3_M |
|  | DXORP | DXORP_M, DXORP_3_M |
|  | BKXOR | BKXOR_M |
|  | BKXORP | BKXORP_M |
| Exclusive NOR (XNR) | WXNR | WXNR_M, WXNR_3_M |
|  | WXNRP | WXNRP_M, WXNRP_3_M |
|  | DXNR | DXNR_M, DXNR_3_M |
|  | DXNRP | DXNRP_M, DXNRP_3_M |
|  | BKXNR | BKXNR_M |
|  | BKXNRP | BKXNRP_M |

Logical instructions are processed bit by bit as binary data. The two conditions ( 0 and 1 ) are connected and the result of the connection is output to a destination address.

NOTE Within the IEC editors please use the IEC instructions.

The following table shows the logical connection results of the conditions 0 and 1. A and $B$ are input variables and $Y$ is the output variable.

| Logical Connection | Processing Details | Operation Expression | Example |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | A | B | Y |
| Logical AND | Output $Y$ set to 1 , only if both inputs $A$ and $B$ are set to 1. | $Y=A \times B$ | 0 | 0 | 0 |
|  |  |  | 0 | 1 | 0 |
|  |  |  | 1 | 0 | 0 |
|  |  |  | 1 | 1 | 1 |
| Logical OR | Output $Y$ set to 1, if at least one of the inputs $A$ or $B$ is set to 1 . | $Y=A+B$ | 0 | 0 | 0 |
|  |  |  | 0 | 1 | 1 |
|  |  |  | 1 | 0 | 1 |
|  |  |  | 1 | 1 | 1 |
| Logical exclusive OR (XOR) | Output $Y$ set to 1 , if the inputs $A$ and $B$ are different, and is set to 0 if $A$ and $B$ are equal. | $Y=\bar{A} \times B+A \times \bar{B}$ | 0 | 0 | 0 |
|  |  |  | 0 | 1 | 1 |
|  |  |  | 1 | 0 | 1 |
|  |  |  | 1 | 1 | 0 |
| Logical exclusive NOR (XNR) | Output $Y$ set to 1 , if the inputs $A$ and $B$ are equal, and is set to 0 , if $A$ and $B$ are different. | $Y=(\bar{A}+B)(A+\bar{B})$ | 0 | 0 | 1 |
|  |  |  | 0 | 1 | 0 |
|  |  |  | 1 | 0 | 0 |
|  |  |  | 1 | 1 | 1 |

### 7.1.1 WAND, WANDP, DAND, DANDP

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices
MELSEC A

${ }^{1}$ Refer to section "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.

## Devices

 MELSEC Q|  | Usable Devices |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { Error } \\ & \text { Flag } \end{aligned}$ | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | FileRegister | MELSECNET/10 Direct J■ |  | Special <br> Function Module <br> U $\square$ G $\square$ | Index Register Zn | $\begin{aligned} & \text { Constants } \\ & \mathrm{K}, \mathrm{H}(16 \#) \end{aligned}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| WAND |  |  |  |  |  |  |  |  |  |  |  |
| s | - | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - | - |  |
| d | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bullet$ | $\bullet$ | - | $\bigcirc$ | - | - | - |  |
| s1 | - | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - | - |  |
| s2 | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - | - | 4 |
| d1 | - | $\bullet$ | $\bullet$ | - | - | $\bullet$ | $\bullet$ | - | - | - |  |
| DAND |  |  |  |  |  |  |  |  |  |  |  |
| s | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - | - | 4) |
| d | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - | - | $\bigcirc$ | - | - | - |  |
| s1 | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - | - |  |
| s2 | - | - | - | $\bullet$ | $\bullet$ | - | - | - | - | - | $4^{2)}$ |
| d | $\bullet$ | $\bigcirc$ | $\bullet$ | - | $\bullet$ | $\bullet$ | $\bullet$ | - | - | - |  |

[^24]GX IEC Developer


GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :---: | :---: | :---: |
| s | Data for logical product, or first number of device storing such data. | BIN 16-/32-bit |
| d |  |  |
| s1 | Data for logical product, or first number of device storing such data. |  |
| s2 |  |  |
| d1 (for DAND d) | First number of device storing result of logical operation. |  |

## Functions

Logical AND

## WAND 16-bit data

The logical AND forms the logical product of two input variables.

- Variation 1 :

16-bit data designated by $s$ and $d$ form the logical product bit by bit. The result is output to the device designated by d.

```
d \(\quad\)\begin{tabular}{|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|}
\hline 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 \\
\hline
\end{tabular}
s
```



```
d \(\quad\)\begin{tabular}{|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|}
\hline 0 & 0 & 0 & 1 & 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0 \\
\hline
\end{tabular}
```


## - Variation 2

16-bit data designated by s1 and s2 form the logical product bit by bit. The result is output to the device designated by d1.

```
s1
```




```
d1 \begin{tabular}{c} 
b15 \\
\hline 0
\end{tabular} \(\mathbf{0} |\)\begin{tabular}{ll|l|l|l|l|l|l|l|l|l|l|l|l|l|} 
\\
\hline
\end{tabular}
```

Bits exceeding the digit designation are set to 0 . For example, if the digit designation is specified by K2, the higher 8 bits (b8 through b15) are processed as 0 .

## DAND 32-bit data

- Variation 1:

32-bit data designated by s and d form the logical product bit by bit. The result is output to the device designated by d.


- Variation 2 (Q series and System Q):

32-bit data designated by s1 and s2 form the logical product bit by bit. The result is output to the device designated by d .


After executing the connection, all bits exceeding the digit designation are set to 0 .

## Program

## Example 1

WANDP (s, d)
With leading edge from XA, the following program sets the digit of tens (b5-b7) in the BCD 4-digit value in D10 to 0 . The result is stored again in D10.


## Program

## Example 2

DANDP ( $\mathrm{s}, \mathrm{d}$ )
With leading edge from X 8 , the following program forms the logical product of 32-bit data in D99 and D100 and 24-bit data at X30 through X47. The result is stored again in D99 and D100.

| MELSEC Instruction List |  |  | Ladder Diagram |  |  |  |  |  |  |  |  |  |  | IEC Instruction List |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | LD DANDP | $\begin{aligned} & \mathrm{x} 9 \\ & \text { K6x30 } \\ & \mathrm{D99} \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  | LD ${ }_{\text {DANDP_M }}$ | \% K6) $\times 30$, var_ 099 |
|  |  |  | b31 | b30 | b29 | b28 | b27 | b26 | b25 | b24 | b23 | b22 | b3 | b2 | b1 |  |  |
| D100, D99 |  |  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 13 | 1 | 1 | 1 | 1 |  |
| DAND |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | X47 X46 |  |  |  |  |  |  |  |  |  | х33 х32 х31 х30 |  |  |  |  |
|  |  | X47 bis X30 | 0 | 0 | 0 | 0 | - | 0 | 0 | 0 | 1 | $1 \int 5$ | 0 | 1 | 0 | 1 |  |
|  |  |  |  |  |  |  |  |  |  | $\vartheta$ |  |  |  |  |  |  |  |
|  |  |  | b31 b | b30 b | b29 b | b28 | b27 | b26 | b25 | b24 | b23 | b22 | b3 | b2 | b1 | b0 |  |
|  |  | D100, D99 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 1 | 0 | 0 | 0 | 1 |  |

[^25]
## Program WANDP (s1, s2, d1)

Example 3 With leading edge from XA, the following program forms the logical product of data in X10 through X1B and data in D33. The result is stored in D40.

${ }^{1}$ These bits are set to 0 .

Program

WANDP (s1, s2, d1)
With leading edge from X1C, the following program forms the logical product of data in D10 and D20. The result is stored in M0 through M11.

${ }^{1}$ These bits remain unchanged.

## Program

## Example 5

DANDP (s1, s2, d)
With leading edge from XA, the following program sets the digit of hundreds in the BCD 4-digit value in D10 and D11 to 0 . The result is output at Y10 through Y2B.

${ }^{1}$ These bits remain unchanged

NOTE The program examples 2 and 5 will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.1.2 BKAND, BKANDP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

Devices MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | Error Flag | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10 Direct J |  | Special Function Module | Index Register Zn | $\begin{aligned} & \text { Constant } \\ & \text { K, H (16\#) } \end{aligned}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s1 | - | $\bullet$ | - | - | - | - | - | - | - | SM0 | 5 |
| s2 | - | - | - | - | - | - | - | - | - |  |  |
| d | - | - | $\bullet$ | - | - | - | - | - | - |  |  |
| n | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - | $\bullet$ | $\bullet$ | - |  |  |

GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instru | List |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | EKAND | $\begin{aligned} & s 1 \\ & s 2 \\ & d \\ & n \end{aligned}$ |  | BKAND_M | s1.s2.n.d |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s1 | First number of device storing data for logical product. |  |
| s2 | First number of data or first number of device storing data for logical operation. | BIN 16-bit |
| d | First number of device storing result of logical operation. |  |
| $n$ | Number of data blocks forming the logical product. |  |

## Functions Forming a logical product with 16-bit data blocks

## BKAND Forming a logical product with data blocks

The BKAND instruction forms the logical product beginning with the nth 16-bit data block from s1 onwards and with the nth 16-bit data block from s2 onwards. The according 16-bit block of the result is stored beginning from device d onwards. The number of blocks to be processed is specified by $n$.


The constant in s2 must range within -32768 and 32767


## Operation In the following cases an operation error occurs and the error flag is set:

## Errors

- The number of data blocks determined by $n$ exceeds the storage device numbers designated by s1, s2, or d (error code: 4101).
- The storage device numbers designated by s1, s2, or d overlap (error code: 4101).


## Program

Example
BKANDP
With leading edge from X20, the following program forms the logical product of data in registers D100 through D102 and data in registers R0 through R2. The result is stored in registers D200 through D202. The number of 16-bit data blocks (3) to be processed is stored in D0.


### 7.1.3 WOR, WORP, DOR, DORP

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices
MELSEC A

${ }^{1}$ Refer to section "Programming an AnA, AnAS, and AnU CPU" in the Programming Manual for the according number of steps.

## Devices

 MELSEC Q

[^26]GX IEC Developer


GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | Data for logical sum, or first number of device storing such data. |  |
| $d$ | Data for logical sum, or first number of device storing such data. | BIN 16-/32-bit |
| s1 |  |  |
| s2 | d1 (for DOR d) | First number of device storing result of logical operation. |

## Functions

## Logical OR

## WOR 16-bit data

The logical OR forms the logical sum of two input variables.

- Variation 1 :

16-bit data designated by $s$ and $d$ are added bit by bit. The result is output to the device designated by d.
d




- Variation 2 :

16-bit data designated by $s 1$ and $s 2$ are added bit by bit. The result is output to the device designated by d1.

```
s140
```




Bits exceeding the digit designation are set to 0 . For example, if the digit designation is specified by K2, the higher 8 bits (b8 through b15) are processed as 0 .

DOR 32-bit data

- Variation 1:

32-bit data designated by $s$ and $d$ are added bit by bit. The result is output to the device designated by d .


- Variation 2 (Q series and System Q ):

32-bit data designated by $s 1$ and $s 2$ are added bit by bit. The result is output to the device designated by d .


After executing the connection, all bits exceeding the digit designation are set to 0 .

## Program

## Example 1

WORP (s, d)
With leading edge from XA, the following program adds data in D10 to data in D20. The result is stored in D10.


## Program

DORP (s, d)

## Example 2

With leading edge from X 2 B , the following program adds data at the inputs X 0 through X 1 F to a hexadecimal value FF00FF00. The result is stored in D66 and D67.


## Program

## Example 3

WORP (s1, s2, d1)
With leading edge from XA , the following program adds data at the inputs X 10 through X 1 B to data in D33. The result is output to the outputs Y30 through Y3B.

${ }^{1}$ These bits are set to 0
${ }^{2}$ These bits remain unchanged

Program
Example 4
DORP ( $s 1, s 2, d)$
With leading edge from M8, the following program adds 32-bit data in D0 and D1 to 24-bit data at the inputs X20 through X37. The result is stored in D23 and D24.


[^27]
### 7.1.4 BKOR, BKORP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

Devices MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | Error Flag | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10 Direct J $\square \square$ |  | Special Function ModuleU $\square G \square$ | Index Register Zn | $\begin{aligned} & \text { Constant } \\ & \text { K, H (16\#) } \end{aligned}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s1 | - | - | - | - | - | - | - | - | - | SM0 | 5 |
| s2 | - | - | - | - | - | - | - | - | - |  |  |
| d | - | - | - | - | - | - | - | - | - |  |  |
| n | $\bigcirc$ | - | $\bullet$ | $\bigcirc$ | $\bullet$ | $\bullet$ | - | $\bullet$ | - |  |  |

GX IEC
Developer


GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s1 | First number of device storing data for logical sum. |  |
| s2 | First number of data, or first number of device storing data for logical sum. | BIN 16-bit |
| $d$ | First number of device storing result of logical operation. |  |
| $n$ | Number of data blocks forming the logical sum. |  |

## Functions Forming a logical sum with 16-bit data blocks

## BKOR Forming a logical sum with data blocks

The BKOR instruction forms the logical sum beginning with the nth 16-bit data block from s1 onwards and with the nth 16-bit data block from s2 onwards. The according 16-bit block of the result is stored beginning from device d onwards. The number of blocks to be processed is specified by $n$.


The constant in s2 must range within -32768 and 32767.


## Operation Errors

In the following cases an operation error occurs and the error flag is set:

- The number of data blocks determined by $n$ exceeds the storage device numbers designated by s1, s2, or d (error code: 4101).
- The storage device numbers designated by s1, s2, or d overlap (error code: 4101).

Program
Example
BKORP
With leading edge from X20, the following program forms the logical sum of data in registers D100 through D102 and data in registers R0 through R2. The result is stored in registers D200 through D102. The number of 16-bit data blocks (3) to be processed is stored in D0.


### 7.1.5 WXOR, WXORP, DXOR, DXORP

## CPU

| AnS | AnN | AnA(S) | AnU | QnAS, Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices
MELSEC A

${ }^{1}$ Refer to section "Programming an AnA, AnAS, and AnU CPU" in the Programming Manual for the according number of steps.

Devices MELSEC Q


[^28]GX IEC
Develop
Developer


GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | Data for exclusive OR operation, or first number of device storing such data. |  |
| d | Data for exclusive OR operation, or first number of device storing such data. | BIN 16-/32-bit |
| s1 |  |  |
| s2 | First number of device storing result of logical operation. |  |

## Functions

## Logical exclusive OR

## WXOR 16-bit data

The logical exclusive OR forms the logical sum of two input variables ( $Y=(\bar{A} \times B)+(A x \bar{B})$ ).

- Variation 1:

16-bit data designated by s and d form a logical exclusive OR connection. The result is output to the device designated by d .


- Variation 2 :

16-bit data designated by s1 and s2 form a logical exclusive OR connection. The result is output to the device designated by d .



```
d 1 \begin{tabular}{c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \(\mathrm{b} 15-\mathrm{c}\) \\
\hline 0 & 1 & 0 & 1 & 1 & 0 & 1 & 0 & 1 & 0 & 1 & 0 & 0 & 1 & 0 & 1 \\
\hline
\end{tabular}
```

Bits exceeding the digit designation are set to 0 . For example, if the digit designation is specified by K2, the higher 8 bits (b8 through b15) are processed as 0 .

## DXOR 32-bit data

- Variation 1:

32-bit data designated by s and d form a logical exclusive OR connection. The result is output to the device designated by d .


- Variation 2 (Q series and System Q ):

32-bit data designated by s1 and s2 form a logical exclusive OR connection. The result is output to the device designated by d .


After executing the connection, all bits exceeding the digit designation are set to 0 .

NOTE For variation $1(s, d)$ no operation errors are associated with the WXOR, WXORP, DXOR, and DXORP instructions, provided that index qualification is not applied.

## Program

WXORP (s, d)

## Example 1

With leading edge from XA, the following program connects data in D10 with data in D20. The result is stored again in D10.


Program DXORP (s, d)
Example 2
With leading edge from X6, the following program compares 32-bit data at the inputs X20 through X3F to the bit pattern in data registers D9 and D10. The result is stored again in D9 and D10. The number of set bits in D9 and D10 is stored in D16.

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instru | ion List |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | LD DXORP DSUMP $\qquad$ | $\times 8$ <br> k8)20 <br> D9 <br> D9 <br> D16 |  | LD <br> DXORP_M DSUMP_M |  |
| $s+1$ s |  |  |  |  |  |
|  |  |  |  |  |  |
| DXOR |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
| $\vartheta$ |  |  |  |  |  |
| D16 17 |  |  |  |  |  |

Program

## Example 3

WXORP (s1, s2, d1)
With leading edge from X10, the following program forms an exclusive OR connection of input data X10 through X1B with data in D33. The result is stored in D33 and output to Y30 through Y3B.

${ }^{1}$ These bits are set to 0
${ }^{2}$ These bits remain unchanged

Program
Example 4

DXORP (s1, s2, d)
With leading edge from X10, the following program forms an exclusive OR connection of data in D20 and D21 with data in D30 and D31. The result is stored in D40 and D41.


NOTE The program examples 2 and 4 will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.1.6 BKXOR, BKXORP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

Devices MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | Error Flag | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | File Register | MELSECNET/10 Direct J $\square \square$ |  | Special <br> Function Module U $\square$ G $\square$ | Index Register Zn | $\begin{aligned} & \text { Constant } \\ & \text { K, H (16\#) } \end{aligned}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s1 | - | $\bullet$ | - | - | - | - | - | - | - | SM0 | 5 |
| s2 | - | $\bullet$ | $\bullet$ | - | - | - | - | - | - |  |  |
| d | - | $\bullet$ | $\bullet$ | - | - | - | - | - | - |  |  |
| n | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - |  |  |

GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | BKOKR | $s 1$ $s 2$ $d$ $d$ |  | 日KXOR_M | s1.s2.n.d |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s1 | First number of device storing data for logical operation. |  |
| s2 | First number of data, or first number of device storing data for logical operation. | BIN 16-bit |
| d | First number of device storing result of operation. |  |
| $n$ | Number of data blocks forming the exclusive OR operation. |  |

## Functions Exclusive OR operations with 16-bit data blocks

## BKXOR Exclusive OR operations with data blocks

The BKXOR instruction performs an exclusive OR operation beginning with the nth 16-bit data block from s1 onwards and with the nth 16-bit data block from s2 onwards. The according 16bit block of the result is stored beginning from device d onwards. The number of blocks to be processed is specified by $n$.


The constant in s2 must range within -32768 and 32767.


## Operation In the following cases an operation error occurs and the error flag is set:

## Errors

- The number of data blocks determined by $n$ exceeds the storage device numbers designated by s1, s2, or d (error code: 4101).
- The storage device numbers designated by s1, s2, or d overlap (error code: 4101).


## Program <br> Example

## BKXORP

With leading edge from X20, the following program performs an exclusive OR operation with data in registers D100 through D102 and data in registers R0 through R2. The result is stored in registers D200 through D202. The number of 16-bit data blocks (3) to be processed is stored in DO.


### 7.1.7 WXNR, WXNRP, DXNR, DXNRP

## CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices
MELSEC A

${ }^{1}$ Refer to section "Programming an AnA, AnAS, and AnU CPU" in the Programming Manual for the according number of steps.

## Devices

 MELSEC Q|  | Usable Devices |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { Error } \\ & \text { Flag } \end{aligned}$ | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10 Direct J $\square \square$ |  | Special Function Module | IndexRegister$\mathbf{Z n}$ | $\begin{aligned} & \text { Constant } \\ & \text { K, H (16\#) } \end{aligned}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| WXNR, WXNRP |  |  |  |  |  |  |  |  |  |  |  |
| s | - | $\bullet$ | - | - | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - | - | 3 |
| d | - | - | $\bullet$ | - | - | - | - | - | - | - |  |
| s1 | - | $\bullet$ | $\bullet$ | - | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - | - | 4 |
| s2 | - | - | - | - | - | - | - | - | - | - |  |
| d | - | - | - | - | - | - | - | - | - | - |  |
| DXNR, DXNRP |  |  |  |  |  |  |  |  |  |  |  |
| s | - | - | - | - | - | $\bigcirc$ | - | - | - | - | $4^{1)}$ |
| d | $\bullet$ | $\bullet$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bullet$ | - | - | - |  |
| s1 | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - | - | $4^{2)}$ |
| s2 | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - | - |  |
| d1 | - | - | $\bullet$ | - | - | - | $\bigcirc$ | - | - | - |  |

[^29]GX IEC Developer


GX
Developer


## Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | Data for exclusive NOR operation, or first number of device storing such data. |  |
| d | Data for exclusive NOR operation, or first number of device storing such data. | BIN 16-/32-bit |
| s1 | First number of device storing result of logical operation |  |
| s2 | d (d1 for <br> WXNRP) |  |

## Functions

## Logical exclusive NOR

WXNR 16-bit data
The logical exclusive NOR forms the logical product of the logical sum of two input variables $(Y=(\bar{A}+B) \times(A+\bar{B}))$.

- Variation 1:

16-bit data designated by $s$ and d form a logical exclusive NOR connection. The result is output to the device designated by $d$.


- Variation 2 :

16-bit data designated by $s 1$ and $s 2$ form a logical exclusive NOR connection. The result is output to the device designated by d .

The WXNRP operation instruction outputs the result to the device designated by d1.



```
d (d1) \begin{tabular}{|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|}
\hline 0 & 0 & 1 & 1 & 0 & 0 & 1 & 1 & 0 & 0 & 1 & 1 & 1 & 1 & 0 & 0 \\
\hline
\end{tabular}
```

Bits exceeding the digit designation are set to 0 . For example, if the digit designation is specified by K2, the higher 8 bits (b8 through b15) are processed as 0 .

## DXNR 32-bit data

- Variation 1:

32-bit data designated by s and d form a logical exclusive NOR connection. The result is output to the device designated by d .

```
\overbrace
d (1)1
DXNR
    |}\mp@subsup{\overbrace}{\mathrm{ b31-------------- b16b15----------------b0}}{s+1
```



```
    \overbrace}\mp@subsup{\overbrace}{b31--------------b16b15----------------b0}{d+1
d (1)
```

- Variation 2 (Q series and System $Q$ ):

16-bit data designated by s1 and s2 form a logical exclusive NOR connection. The result is output to the device designated by d .


After executing the connection, all bits exceeding the digit designation are set to 0 .

## Program WXNRP (s, d)

## Example 1

With leading edge from XC, the following program compares the bit pattern of the 16-bit data value at the inputs X30 through X3F to the data value in D99. The result of the operation is stored again in D99. The number of set bits is stored in D7.

| MELSEC Instruction List |  |  | Ladder Diagram |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | LD WXNRP_M SUMP_M |  |
| X3F - X30 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 0 | 1 | 0 | 1 | 10 | 0 1 |  | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |  |  |
| WXNR |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| b15--------------- b8 b7---------------- b0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| D99 |  |  | 1 | 1 | 0 | 0 | 1 | 10 | , | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 |  |  |
| $\square$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | D99 | 0 1 |  | 1 | 0 | 0 | 0 | - | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |  |  |
|  |  |  |  | $\square$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## Program

## Example 2

DXNRP (s, d)
With leading edge from $X 6$, the following program compares the bit pattern of the 32-bit data value at the inputs X20 through X3F to data in D16 and D17. The result of the operation is stored again in D16 and D17. The number of set bits is stored in D18.

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instru | on List |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | LD DXNRP DSUMP | $\times 6$ <br> K8)20 <br> 016 <br> D16 <br> D18 |  | $\left[\begin{array}{l} \text { LD } \\ \text { DXNP_M } \\ \text { DSUMP_M } \end{array}\right.$ | $x 6$ <br> K8)20 , var_D16 var_D16. D18 |
| $s+1$ s |  |  |  |  |  |
|  |  |  |  |  |  |
| X3F - X20 DXNR |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |

Program

WXNRP (s1, s2, d1)
With leading edge from XO , the following program performs an exclusive NOR operation with 16-bit data at the inputs X30 through X3F and data in D99. The result of the operation is stored in D7.

| MELSEC Instruction List |  |  | Ladder Diagram |  |  |  |  |  |  |  |  |  |  |  |  |  |  | IEC Instruction List |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | LD MONRP | $\begin{aligned} & x 0 \\ & x_{4} \\ & 0930 \\ & 099 \\ & 07 \\ & \hline . \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | LD ${ }_{\text {L }}^{\text {MaNRP_3_M }}$ | $\begin{aligned} & \times 0 \times 30,099.07 \\ & { }_{K} 4 \times 30 \end{aligned}$ |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| X3F - X30 |  |  | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 |  |  |  |
| WXNR |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| b15------------- b8 b7--------------- b0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| D99 |  |  | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| D7 |  |  | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 |  |  |

## Program

## Example 4

DXNRP (s1, s2, d)
With leading edge from $\mathrm{X10}$, the following program performs an exclusive NOR operation with 32-bit data in the registers D20 and D21 and with data in D10 and D11. The result of the operation is stored in D40 and D41.


## NOTE

The program examples 2 and 4 will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.1.8 BKXNR, BKXNRP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

Devices MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | Error Flag | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | File Register | MELSECNET/10 Direct J $\square \square$ |  | Special <br> Function Module U $\square$ G $\square$ | Index Register Zn | $\begin{aligned} & \text { Constant } \\ & \text { K, H (16\#) } \end{aligned}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s1 | - | $\bullet$ | - | - | - | - | - | - | - | SM0 | 5 |
| s2 | - | $\bullet$ | $\bullet$ | - | - | - | - | - | - |  |  |
| d | - | $\bullet$ | $\bullet$ | - | - | - | - | - | - |  |  |
| n | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - |  |  |

GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | EC Instru | List |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | BKXNR | $s 1$ $s 2$ $s$ $d$ $n$ |  | EKXNR_M | s1,s2.n.d |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s1 | First number of device storing data for logical operation. |  |
| s2 | First number of data, or first number of device storing data for logical operation | BIN 16-bit |
| d | First number of device storing result of logical operation. |  |
| $n$ | Number of data blocks to be processed. |  |

## Functions Exclusive NOR operations with 16-bit data blocks

BKXNR Exclusive NOR operations with data blocks
The BKXNR instruction performs an exclusive NOR operation beginning with the nth 16-bit data block from s1 onwards and with the nth 16-bit data block from s2 onwards. The according 16 -bit block of the result is stored beginning from device d onwards. The number of blocks to be processed is specified by $n$.


The constant in s2 must range within -32768 and 32767.


## Operation In the following cases an operation error occurs and the error flag is set:

## Errors

- The number of data blocks determined by $n$ exceeds the storage device numbers designated by s1, s2, or d (error code: 4101).
- The storage device numbers designated by s1, s2, or d overlap (error code: 4101).

Program
Example

BKXNRP
With leading edge from X20, the following program performs an exclusive NOR operation with data in registers D100 through D102 and with data in registers R0 through R2. The result of the operation is stored in the registers D200 through D202. The number of 16-bit blocks (3) to be processed is stored in D0.


### 7.2 Data rotation instructions

The following rotation instructions rotate data stored in accumulators and registers bit by bit. Data can be rotated to the right as well as to the left.


Rotation instructions can alternatively be applied with or without carry flag. The rotation instructions are suitable for 16-bit and 32-bit data. In total, 16 different rotation instructions are supplied:

| Function | MELSEC Instruction in MELSEC Editor | IEC Instruction in IEC Editor |
| :---: | :---: | :---: |
| Data rotation to the right(16-bit) | ROR | ROR_M |
|  | RORP | RORP_M |
|  | RCR | RCR_M |
|  | RCRP | RCRP_M |
| Data rotation to the left (16-bit) | ROL | ROL_M |
|  | ROLP | ROLP_M |
|  | RCL | RCL_M |
|  | RCLP | RCLP_M |
| Data rotation to the right (32-bit) | DROR | DROR_M |
|  | DRORP | DRORP_M |
|  | DRCR | DRCR_M |
|  | DRCRP | DRCRP_M |
| Data rotation to the left(32-bit) | DROL | DROL_M |
|  | DROLP | DROLP_M |
|  | DRCL | DRCL_M |
|  | DRCLP | DRCLP_M |

NOTE Within the IEC editors please use the IEC instructions.

### 7.2.1 ROR, RORP, RCR, RCRP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

## Devices

MELSEC A

${ }^{1}$ Refer to section "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.

Devices MELSEC Q


GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram$\begin{array}{ll}  & \text { RORMM } \\ - \text { EN } & \text { ENO } \\ -n & d \end{array}$ | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | ${ }^{\text {d }}$ |  | ROR_M | n.d |

GX
Developer


NOTE The A series always rotates data in register A0. For this reason, there is no device $d$ available when programming this operation instruction for the $A$ series.

Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| d | First number of device performing data rotation. <br> A series: device AO only. | BIN 16-bit |
| n | Number of rotations (0 to 15). |  |

## Functions Data rotation to the right (16-bit)

## ROR Rotation instruction without carry flag

The ROR instruction rotates data bits in the device designated by $d(A 0)$ by $n$ bits to the right. The carry flag (A series $=$ M9012, $Q$ series and System $Q=S M 700$ ) is not included. It retains the condition of the latest bit rotated from b0 to b15.

${ }^{1}$ Rotation by n bits
${ }^{2}$ Carry flag

## RCR Rotation instruction with carry flag

The RCR instruction rotates data bits in the device designated by $d(A 0)$ by $n$ bits to the right, including the carry flag. The carry flag (A series $=$ M9012, $Q$ series and System $Q=S M 700$ ) retains the condition of the bit rotated by $n$ bits. The condition of the carry flag ( 0 or 1 ) prior to the rotation is moved to the right within $d(A 0)$ by $n$ bits beginning from b15.

${ }^{1}$ Rotation by n bits
${ }^{2}$ Carry flag

NOTE $\quad Q$ series and System $Q$ only:
If a bit device is designated by d, the rotation operation is performed with a device supplying the specified number of digits. The number of digits the bits are rotated by is determined by the remainder of the following quotient:

## Number of rotations $n /$ number of bits

For example, 16 rotations of 12 bits correspond to a rotation by 4 bits, since the remainder of the quotient 16/12 equals 4. The reason for this is that a bit $x$ in 12 bits after 12-fold rotation again reaches the same position prior to the rotation.

For this reason, specify a value in the range from 0 to 15 as $n$.

## Program <br> Example 1

RORP (Q series and System Q)
With leading edge from XC , the following program rotates the contents of DO by 3 bits to the right.

${ }^{1}$ Contents of bits b0-b2 before the rotation
${ }^{2}$ Contents of bits b4-b15 before the rotation
${ }^{3}$ Contents of bit b3 before the rotation
${ }^{4}$ Contents of bit b2 before the rotation
${ }^{5}$ Carry flag

## Program RCRP (Q series and System Q)

## Example 2

With leading edge from XC, the following program rotates the contents of DO by 3 bits to the right; the carry flag SM700 is included. The condition of SM700 (0/1) prior to the rotation is moved to the right by 3 digits.

${ }^{1}$ Contents of bits b 1 and b 0 before the rotation
${ }^{2}$ Contents of carry flag before the rotation
${ }^{3}$ Contents of bits b4-b15 before the rotation
${ }^{4}$ Contents of bit b3 before the rotation
${ }^{5}$ Contents of bit b2 before the rotation
${ }^{6}$ Carry flag

### 7.2.2 ROL, ROLP, RCL, RCLP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  | $\bigcirc$ |  | $\bigcirc$ |

## Devices

MELSEC A

${ }^{1}$ Refer to section "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.

Devices MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | Error | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10 Direct $\square$ |  | Special Function Module U $\square$ G | $\begin{aligned} & \text { Index } \\ & \text { Register } \\ & \mathrm{Zn} \end{aligned}$ | $\begin{aligned} & \text { Constant } \\ & \mathrm{K}, \mathrm{H}(16 \#) \end{aligned}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| d | - | $\bullet$ | $\bullet$ | - | $\bullet$ | - | $\bullet$ | - | - | - |  |
| n | $\bigcirc$ | - | $\bullet$ | $\bullet$ | $\bullet$ | - | $\bullet$ | $\bullet$ | - | - |  |

GX IEC Developer


GX
Developer

NOTE
The $A$ series always rotates data in register $A 0$. For this reason, there is no device $d$ available when programming this operation instruction for the $A$ series.

Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| d | First number of device performing data rotation. <br> A series: device A0 only. | BIN 16-bit |
| n | Number of rotations (0 to 15). |  |

## Functions Data rotation to the left (16-bit)

## ROL Rotation instruction without carry flag

The ROL instruction rotates data bits in the device designated by $\mathrm{d}(\mathrm{AO})$ by n bits to the left. The carry flag (A series $=$ M9012, $Q$ series and System $\mathrm{Q}=\mathrm{SM} 700$ ) is not included. It retains the condition of the latest bit rotated from b0 to b15.

${ }^{1}$ Rotation by n bits
${ }^{2}$ Carry flag

## RCL Rotation instruction with carry flag

The RCL instruction rotates data bits in the device designated by $d(A 0)$ by $n$ bits to the left, including the carry flag. The carry flag (A series $=$ M9012, $Q$ series and System $Q=S M 700$ ) retains the condition of the bit rotated by $n$ bits. The condition of the carry flag (0 or 1 ) prior to the rotation is moved to the left within $d(A 0)$ by $n$ bits beginning from b15.

${ }^{1}$ Rotation by n bits
${ }^{2}$ Carry flags

NOTE $\quad Q$ series and System $Q$ only:
If a bit device is designated by $d$, the rotation operation is performed with a device supplying the specified number of digits. The number of digits the bits are rotated by is determined by the remainder of the following quotient:

Number of rotations $n /$ number of bits
For example, 16 rotations of 12 bits correspond to a rotation by 4 bits, since the remainder of the quotient 16/12 equals 4. The reason for this is that a bit x in 12 bits after 12-fold rotation again reaches the same position prior to the rotation.

For this reason, specify a value in the range from 0 to 15 as $n$.

## Program

## Example 1

ROLP (Q series and System Q)
With leading edge from XC, the following program rotates the contents of DO by 3 bits to the left.

${ }^{1}$ Contents of bit b12 before the rotation
${ }^{2}$ Contents of bits b11-b0 before the rotation
${ }^{3}$ Contents of bits b15-b13 before the rotation
${ }^{4}$ Contents of bit b12 before the rotation
${ }^{5}$ Carry flag

## Program <br> Example 2

RCLP (Q series and System Q)
With leading edge from XC, the following program rotates the contents of DO by 3 bits to the left; the carry flag SM700 is included. The condition of SM700 (0/1) prior to the rotation is moved to the left by 3 digits.

${ }^{1}$ Contents of bit b12 before the rotation
${ }^{2}$ Contents of bits b11-b0 before the rotation
${ }^{3}$ Contents of carry flag
${ }^{4}$ Contents of bits b14 and b15 before the rotation
${ }^{5}$ Contents of carry flag before the rotation
${ }^{6}$ Carry flag

### 7.2.3 DROR, DRORP, DRCR, DRCRP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

## Devices

MELSEC A

${ }^{1}$ Refer to section "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.

Devices MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | ErrorFlag | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10 Direct J JN |  | Special Function Module U $\square \mathbf{G} \square$ | Index Register Zn | $\begin{aligned} & \text { Constant } \\ & \mathrm{K}, \mathrm{H}(16 \#) \end{aligned}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| d | - | - | - | $\bullet$ | $\bullet$ | - | - | - | - | - |  |
| n | $\bigcirc$ | - | - | $\bigcirc$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - | - |  |

GX IEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram$\begin{aligned} & \text { ENORMM } \\ & - \text { ENO } \\ & -\mathrm{n} \end{aligned}$ | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | DROR |  |  | DROR_M | n.d |

GX Developer

NOTE
The A series always rotates data in registers $A 0$ and $A 1$. For this reason, there is no device $d$ available when programming this operation instruction for the $A$ series.

Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| d | First number of device performing data rotation. <br> A series: device A0 and A1 only. | BIN 32-bit |
| n | Number of rotations (0 to 31). | BIN 16-bit |

## Functions Data rotation to the right (32-bit)

DROR Rotation instruction without carry flag
The DROR instruction rotates data bits in the device designated by $d(A 0, A 1)$ by $n$ bits to the right. The carry flag (A series = M9012, Q series and System $Q=$ SM700) is not included. It retains the condition of the latest bit rotated from b0 to b31.

${ }^{1}$ Rotation by n bits
${ }^{2}$ Carry flag

## DRCR Rotation instruction with carry flag

The DRCR instruction rotates data bits in the device designated by d (A0, A1) by $n$ bits to the right, including the carry flag. The carry flag (A series $=M 9012, Q$ series and System $Q=$ SM700) retains the condition of the bit rotated by $n$ bits. The condition of the carry flag (0 or 1 ) prior to the rotation is moved to the right within $d(A 0, A 1)$ by $n$ bits beginning from b31.

${ }^{1}$ Rotation by n bits
${ }^{2}$ Carry flag

NOTE $\quad Q$ series and System $Q$ only:
If a bit device is designated by $d$, the rotation operation is performed with a device supplying the specified number of digits. The number of digits the bits are rotated by is determined by the remainder of the following quotient:

## Number of rotations $n$ / number of bits

For example, 31 rotations of 24 bits correspond to a rotation by 7 bits, since the remainder of the quotient 31/24 equals 7 . The reason for this is that a bit $x$ in 24 bits after 24-fold rotation again reaches the same position prior to the rotation.

For this reason, specify a value in the range from 0 to 31 as $n$.

## Program <br> Example 1

DRORP (Q series and System Q)
With leading edge from XC , the following program rotates the contents of D 0 and D 1 by 4 bits to the right.

${ }^{1}$ Contents of bits b3-b0 before the rotation
${ }^{2}$ Contents of bits b31-b4 before the rotation
${ }^{3}$ Contents of bit b3 before the rotation
${ }^{4}$ Carry flag

## Program DRCRP (Q series and System Q)

## Example 2

With leading edge from XC , the following program rotates the contents of D0 and D1 by 4 bits to the right; the carry flag SM700 is included. The condition of SM700 (0/1) prior to the rotation is moved to the right by 4 digits.

${ }^{1}$ Contents of bits b2-b0 before the rotation
${ }^{2}$ Contents of carry flag before the rotation
${ }^{3}$ Contents of bits b5-b31 before the rotation
${ }^{4}$ Contents of bit b4 before the rotation
${ }^{5}$ Contents of bit b3 before the rotation
${ }^{6}$ Carry flag

NOTE These programs will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.2.4 DROL, DROLP, DRCL, DRCLP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

## Devices

MELSEC A

${ }^{1}$ Refer to section "Programming an AnA, AnAS, and AnU CPU" in this Programming Manual for the according number of steps.

Devices MELSEC Q

| Usable Devices |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { Error } \\ & \text { Flag } \end{aligned}$ | $\begin{aligned} & \text { Number } \\ & \text { of steps } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\underset{\text { Register }}{\text { File }}$ | MELSECNET/10 Direct J |  | Special Function Module | $\underset{\mathrm{Zn}}{\substack{\text { Index } \\ \text { Register }}}$ | $\underset{E}{\text { Constant }}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| d | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - | - | - |  |
| $\square$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - | - |  |

GX IEC
Developer


GX Developer

NOTE
The A series always rotates data in registers AO and A1. For this reason, there is no device d available when programming this operation instruction for the $A$ series.

Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| d | First number of device performing data rotation. <br> A series: device A0 and A1 only. | BIN 32-bit |
| n | Number of rotations (0 to 31). | BIN 16-bit |

## Functions Data rotation to the left (32-bit)

 DROL Rotation instruction without carry flagThe DROL instruction rotates data bits in the device designated by $d(A 0, A 1)$ by $n$ bits to the left. The carry flag (A series $=$ M9012, $Q$ series and System $Q=S M 700$ ) is not included. It retains the condition of the latest bit rotated from b31 to b0.

${ }^{1}$ Rotation by n bits
${ }^{2}$ Carry flag

## DRCL Rotation instruction with carry flag

The DRCR instruction rotates data bits in the device designated by d (A0, A1) by $n$ bits to the left, including the carry flag. The carry flag (A series $=M 9012, Q$ series and System $Q=$ SM700) retains the condition of the bit rotated by $n$ bits. The condition of the carry flag (0 or 1) prior to the rotation is moved to the left within $d(A 0, A 1)$ by $n$ bits beginning from b31.

${ }^{1}$ Rotation by $n$ bits
${ }^{2}$ Carry flag

NOTE
$Q$ series and System Q only:
If a bit device is designated by d, the rotation operation is performed with a device supplying the specified number of digits. The number of digits the bits are rotated by is determined by the remainder of the following quotient:

## Number of rotations $n /$ number of bits

For example, 31 rotations of 24 bits correspond to a rotation by 7 bits, since the remainder of the quotient 31/24 equals 7. The reason for this is that a bit x in 24 bits after 24-fold rotation again reaches the same position prior to the rotation.

For this reason, specify a value in the range from 0 to 31 as $n$.

## Program <br> Example 1 <br> DROLP (Q series and System Q) <br> With leading edge from $X C$, the following program rotates the contents of $D 0$ and $D 1$ by 4 bits to the left.


${ }^{1}$ Contents of bits b27-b0 before the rotation
${ }^{2}$ Contents of bits b31-b28 before the rotation
${ }^{3}$ Contents of bit b28 before the rotation
${ }^{4}$ Carry flag

## Program

## Example 2

DRCLP (Q series and System Q)
With leading edge from $X C$, the following program rotates the contents of D0 and D1 by 4 bits to the left; the carry flag (SM700) is included. The condition of SM700 (0/1) prior to the rotation is moved to the left by 4 digits.

${ }^{1}$ Contents of bits b27-b0 before the rotation
${ }^{2}$ Contents of carry flag before the rotation
${ }^{3}$ Contents of bits b31-b29 before the rotation
${ }^{4}$ Contents of bit b28 before the rotation
${ }^{5}$ Carry flag

NOTE $\begin{aligned} & \text { These programs will not run without variable definition in the header of the program organization } \\ & \text { unit (POU). They would cause compiler or checker error messages. For details see Chapter } \\ & \text { 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual. }\end{aligned}$ l$l$

### 7.3 Data shift instructions

The shift instructions move data by bits or blocks of data within one data word. Data can be shifted to the right as well as to the left.

In total, 12 different shift instructions are supplied:

| Function | MELSEC Instruction in MELSEC Editor | MELSEC Instruction in IEC Editor |
| :---: | :---: | :---: |
| Shift a 16-bit data word by $n$ bits | SFR | SFR_M |
|  | SFRP | SFRP_M |
|  | SFL | SFL_M |
|  | SFLP | SFLP_M |
| Shift $n$ bit devices by 1 bit | BSFR | BSFR_M |
|  | BSFRP | BSFRP_M |
|  | BSFL | BSFL_M |
|  | BSFLP | BSFLP_M |
| Shift n word devices by one digit | DSFR | DSFR_M |
|  | DSFRP | DSFRP_M |
|  | DSFL | DSFL_M |
|  | DSFLP | DSFLP_M |

NOTE
Within the IEC editors please use the IEC instructions.

### 7.3.1 SFR, SFRP, SFL, SFLP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - |  |  | $\bigcirc$ |

## Devices

MELSEC A

${ }^{1}$ Refer to section "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.

Devices MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | Error Flag | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | File Register | MELSECNET/10 Direct |  | Special <br> Function <br> Module <br> U $\square \mathbf{G} \square$ | IndexRegister | ConstantK, H (16\#) | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| d | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - | - | - |  |
| n | - | $\bigcirc$ | , | - | , | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - | - |  |

GX IEC Developer


GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $d$ | First number of device storing data to be shifted. | BIN 16-bit |
| $n$ | Number of shiftings (0 to 15). |  |

## Functions $\quad$ Shifting a 16-bit data word by $n$ bits

## SFR Shifting to the right

The SFR instruction shifts the 16-bit data word designated by d by n bits to the right.

${ }^{1}$ These bits are set to 0
${ }^{2}$ Carry flag
The most significant $n$ bits beginning from bit $b 15$ on are set to 0 . The nth bit ( $b(\mathrm{n}-1)$ ) to be shifted is moved to the carry flag (A series $=$ M9012, $Q$ series and System $Q=S M 700$ ).

For timers and counters, the actual value (count) is shifted. The setting value cannot be shifted.
For bit devices, shifting within a device with a specified number of bits is feasible (see program example 1).

## SFL Shifting to the left

The SFL instruction shifts the 16 -bit data word designated by d by n bits to the left.


[^30]
## Program

## Example 1

SFRP
With leading edge from X20, the following program shifts the content of Y10 through Y1B by the number of bits specified by D0 to the right. The condition of bit Y13 is stored in the carry flag (A series $=$ M9012, $Q$ series and System $Q=S M 700$ ).

${ }^{1}$ These bits are set to 0
${ }^{2}$ Carry flag

## Program

## Example 2

SFLP
With leading edge from X1C, the following program shifts the content of Y10 through Y18 by 3 bits to the left. The condition of Y15 is stored in the carry flag (A series $=$ M9012, Q series and System Q = SM700).


[^31]
### 7.3.2 BSFR, BSFRP, BSFL, BSFLP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | 0 |  | $\bigcirc$ |

Devices
MELSEC A

${ }^{1}$ Refer to section "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.

## Devices

MELSEC Q


GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | BSFR |  | $\begin{array}{ll}  \\ - \text { ENSRMM }^{\text {ENO }} \\ -\mathrm{n}^{\pi} & \mathrm{d} \\ \hline \end{array}$ | BSFR_M | n.d |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| d | First number of device to be shifted. | Bit |
| $n$ | Number of devices to be shifted. | BIN 16-bit |

## Functions Shifting $\mathbf{n}$ bit devices by 1 bit

## BSFR Shifting to the right

The BSFR instruction shifts the contents of specified bit devices by 1 bit to the right. The shift operation starts from the address of the device designated by d and is proceeded for the following n addresses.

${ }^{1}$ This bit is set to 0
${ }^{2}$ Carry flag

## BSFL Shifting to the left

The BSFL instruction shifts the contents of specified bit devices by 1 bit to the left. The shift operation starts from the address of device designated by d and is proceeded for the following n addresses.

${ }^{1}$ This bit is set to 0
${ }^{2}$ Carry flag

Operation In the following cases an operation error occurs and the error flag is set:
Errors

- The value in n is negative.
- The value in $n$ exceeds the available number of bits in the device designated by $d$ ( $Q$ series and System $Q=$ error code 4101).


## Program

## Example 1

## BSFRP

With leading edge from X8F, the following program shifts data of the internal relays M668 through M676 by one bit to the right. M668 retains the value of M669, M669 that of M670 etc. The contents of the first device (M668) is written to the carry flag (A series = M9012, Q series and System $Q=S M 700$ ), and the last device (M676) retains the value 0.

${ }^{1}$ This bit is set to 0
${ }^{2}$ Carry flag

Program Example 2

BSFLP
With leading edge from X 4 , the following program shifts the contents of the outputs Y60 through Y6F by one device to the left. The contents of the last output (Y6F) is stored in the carry flag (A series $=$ M9012, $Q$ series and System $Q=S M 700$ ), and the first output (Y60) is reset to 0 .


[^32]
### 7.3.3 DSFR, DSFRP, DSFL, DSFLP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - |  |  | $\bigcirc$ |

## Devices

MELSEC A

${ }^{1}$ Refer to section "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.

## Devices

MELSEC Q


GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | DSFR | d | $\begin{array}{lr}  \\ - \text { EN }^{\text {DSFR_M }} \begin{array}{l} \text { ENO } \\ -\mathrm{n}^{\pi} \end{array} \\ \hline \end{array}$ | DSFR_M | n.d |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $d$ | First number of device to be shifted. | BIN 16-bit |
| $n$ | Number of devices to be shifted. | BIN 16-bit |

## Functions Shifting n word devices by 1 address

## DSFR Shifting to the right

The DSFR instruction shifts the contents of specified word devices by one address to the right. The shift operation starts from the address designated by $d$ and is proceeded for the following n addresses.

The contents of the most significant device is reset to 0 after the shifting.
For timers and counters, the actual value (count) is shifted. The setting value cannot be shifted.

${ }^{1}$ This bit isset to 0

## DSFL Shifting to the left

The DSFR instruction shifts the contents of specified word devices by one address to the left. The shift operation starts from the address designated by d and is proceeded for the following n addresses.
The contents of the least significant device is reset to 0 after the shifting.
For timers and counters, the actual value (count) is shifted. The setting value cannot be shifted.

${ }^{1}$ This bit is set to 0

Operation In the following cases an operation error occurs and the error flag is set:
Errors

- The value in n is negative.
- The value in $n$ exceeds the available number of bits in the device designated by $d$ ( $Q$ series and System $Q=$ error code 4101).


## Program

## Example 1

DSFRP
With leading edge from XB , the following program shifts data in the data registers D683 through D689 by one address to the right. D683 retains the value of D684, D684 that of D685 etc. The contents of the last data register (D689) retains the value 0.

${ }^{1}$ This bit is set to 0

Program

## Example 2

DSFLP
With leading edge from XB , the following program shifts data in the data registers D683 through D689 by one address to the left. D689 retains the value of D688, D688 that of D687 etc. The contents of the first data registers (D683) retains the value 0.


[^33]
### 7.4 Bit processing instructions

The bit processing instructions change the condition (set and reset) of single bits or entire sections of bits. The condition of bits in data words can as well be tested with the bit processing instructions.

In total, 10 bit processing instructions are supplied:

| Function | MELSEC Instruction in MELSEC Editor | MELSEC Instruction in IEC Editor |
| :---: | :---: | :---: |
| Set / reset single bits | BSET | BSET_M |
|  | BSETP | BSETP_M |
|  | BRST | BRST_M |
|  | BRSTP | BRSTP_M |
| Test condition of single bits in 16-/32-bit data words | TEST | TEST_MD |
|  |  | TEST_K_MD |
|  | TESTP | TEST_P_MD |
|  |  | TEST_K_P_MD |
|  | DTEST | DTEST_MD |
|  |  | DTEST_K_MD |
|  | DTESTP | DTEST_P_MD |
|  |  | DTEST_K_P_MD |
| Reset sections of bits in a batch | BKRST | BKRST_M |
|  | BKRSTP | BKRSTP_M |

### 7.4.1 BSET, BSETP, BRST, BRSTP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | 0 |  | $\bigcirc$ |

Devices
MELSEC A

${ }^{1}$ Refer to section "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.

## Devices

MELSEC Q


GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | ${ }^{\text {d }}$ |  | 日SET_M | n.d |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| d | Device storing bits to be set or reset. | BIN 16-bit |
| n | Number of bit to be set or reset. |  |

## Functions Setting / resetting single bits

## BSET Setting single bits of a word device

The BSET instruction sets the nth bit of a word device to 1 . For n , a value between 0 and 15 (b0 to b15) can be specified. The word device is designated by d. If the value in $n$ exceeds 15 , the BSET instruction is executed within the lower 4 bits ( b 0 to b 3 ). In the following diagram n is set to 6 , so bit b6 is set.


[^34]
## BRST Resetting single bits in a word device

The BRST instruction resets the nth bit of a word device to 0 . For $n$, a value between 0 and 15 ( b 0 to b 15 ) can be specified. The word device is designated by d . If the value in n exceeds 15 , the BRST instruction is executed within the lower 4 bits (b0 to b3). In the following diagram $n$ is set to 11 , so bit b11 is reset.


[^35]
## Program <br> Example

## BRSTP/BSETP

With leading edge from $X B$, the following program sets the bit (b3) in D8 to 1. With leading edge from the NC contact $X B$, the bit (b8) is reset to 0 .


NOTE Single bits in bit devices can be set or reset via a SET or an RST instruction as well. In this case the bits in the data words must be specified for addressing the registers. For example, the bit (b8) in data word D8 is addressed as D8.8.

### 7.4.2 TEST, TESTP, DTEST, DTESTP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

Devices MELSEC Q


GX IEC
Developer


GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s1 | Number of device storing bits to be tested. | Word |
| s2 | Number of bit to be tested. | Word |
| d | Number of bit device storing condition of tested bit. | Bit |

## Functions Test of single bits in 16- / 32-bit data words

## TEST Bit test 16-bit

The TEST instruction checks the condition of a bit s2 in a word device s1. The test result is stored in a bit device designated by d .
The device designated by $d$ is set, if the tested bit is in condition 1 , and reset, if the tested bit is in condition 0 .

The bit specified by s2 can be any bit between b0 and b15 in a 16-bit data word. In the following diagram s2 is set to 5 , so the condition of bit b5 in s 1 is tested.

${ }^{1}$ Tested bit

## DTEST Bit test 32-bit

The DTEST instruction checks the condition of a bit $s 2$ in a word device $s 1$ and ( $s 1$ )+1. The test result is stored in a bit device designated by d.

The device designated by $d$ is set, if the tested bit is in condition 1 , and reset, if the tested bit is in condition 0.
The bit specified by s2 can be any bit between b0 and b31 in a 32-bit data word. In the following diagram s2 is set to 21 , so the condition of bit b21 in s1 is tested.


[^36]
## Program

## Example 1

TESTP
With leading edge from SM400 and depending on the test result of the bit (b10) in the 16-bit data word in D0, the following program either resets or sets relay MO.

${ }^{1}$ Reset
${ }^{2}$ Set

## Program

Example 2

DTESTP
With leading edge from SM400 and depending on the test result of the bit (b19) in the 32-bit data word in W0 and W1, the following program either resets or sets output Y40.

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | LD DTESTP | $\begin{aligned} & \text { sm400 } \\ & \text { ino } \\ & \text { K19 } \\ & \text { Y40 } \end{aligned}$ |  | $\begin{aligned} & \text { LD } \\ & \text { DTEST_P_MD } \end{aligned}$ | $\begin{aligned} & \text { SM400 } \\ & \text { var_Mo , } 19, ~ Y 40 \end{aligned}$ |
|  |  |  |  |  |  |
|  |  |  |  |  |  |

[^37]NOTE The program example 2 will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

Instead of applying the TEST instruction, a bit to be tested can also be specified as an input contact (see diagram).


### 7.4.3 BKRST, BKRSTP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

Devices MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | Error Flag | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | File Register | MELSECNET/10 Direct J $\square \square$ |  | Special Function Module U $\square \mathbf{G} \square$ | Index Register Zn | ConstantK, H (16\#) K, H (16\#) | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - | - | - | - | - | - |  |  |
| n | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - | SIN | 3 |

GX IEC Developer


GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | First number of device to be reset. | Bit |
| $n$ | Number of devices to be reset. | BIN 16-bit |

## Functions Batch reset of bits

## BKRST Reset instruction

The BKRST instruction resets $n$ bits in the device designated by s .
For annunciators ( $F$ ), the number $n$ of annunciators stored in $s$ is reset and the contents of the registers SD64 through SD79 is cleared according to the reset annunciators. The remaining data are shifted forward. Moreover, the number of annunciator entries in registers SD64 through SD79 is stored in register SD63.
For timers $(T)$ and counters (C), after the execution of this instruction the setting values of $n$ timers and counters are reset to 0 and the coil contacts are reset.

For all other bit devices the number n of coils or contacts in the device designated by s are reset.

If the according device is already reset, its condition remains unchanged after execution of the instruction.

Operation In the following cases an operation error occurs and the error flag is set:

- The value in $n$ exceeds the number of bits of the devices designated by $s$ (error code 4101).


## Program

Example 1
BKRSTP
With leading edge from X 0 , the following program resets the relays M 0 through M 7 .


[^38]
## Program

## Example 2

With leading edge from X20, the following program resets bits from the bit (b2) in D10 to the bit (b1) in D11.


### 7.5 Data processing instructions

Data processing instructions search data in specified devices, check the number of set bits, encode and decode data (e.g. for 7 -segment displays), disunite and unite data, search maximum and minimum values, sort data, and calculate the totals of 16-/32-bit BIN data blocks.

In total, 41 different data processing instructions are supplied:

| Function | MELSEC Instruction in MELSEC Editor | MELSEC Instruction in IEC Editor |
| :---: | :---: | :---: |
| Search 16-/32-bit data | SER | SER_M |
|  | SERP | SERP_M |
|  | DSER | DSER_M |
|  | DSERP | DSERP_M |
| Check data bits (16-/32-bit) | SUM | SUM_M |
|  | SUMP | SUMP_M |
|  | DSUM | DSUM_M |
|  | DSUMP | DSUMP_M |
| Encode/decode data | DECO | DECO_M |
|  | DECOP | DECOP_M |
|  | ENCO | ENCO_M |
|  | ENCOP | ENCOP_M |
| 7-segment decoding | SEG | SEG_M |
| Disunite/unite 16-bit data words (4-bit units) | DIS | DIS_M |
|  | DISP | DISP_M |
|  | UNI | UNI_M |
|  | UNIP | UNIP_M |
| Disunite/unite 16-bit data values (variable bit units) | NDIS | NDIS_M |
|  | NDISP | NDISP_M |
|  | NUNI | NUNI_M |
|  | NUNIP | NUNIP_M |
| Disunite/unite 16-bit data values (byte units) | WTOB | WTOB_MD |
|  |  | WTOB_K_MD |
|  | WTOBP | WTOB_P_MD |
|  |  | WTOB_K_P_MD |
|  | BTOW | BTOW_MD |
|  |  | BTOW_K_MD |
|  | BTOWP | BTOW_P_MD |
|  |  | BTOW_K_P_MD |
| Search maximum values in 16-/32-bit data | MAX | MAX_M |
|  | MAXP | MAXP_M |
|  | DMAX | DMAX_M |
|  | DMAXP | DMAXP_M |
| Search minimum values in 16-/32-bit data | MIN | MIN_M |
|  | MINP | MINP_M |
|  | DMIN | DMIN_M |
|  | DMINP | DMINP_M |


| Function | MELSEC Instruction <br> in <br> MELSEC Editor | MELSEC Instruction <br> in <br> IEC Editor |
| :---: | :---: | :---: |
|  | SORT | SORT_M |
|  | SORTP | SORTP_M |
|  | DSORT | DSORT_M |
|  | DSORTP | DSORTP_M |
| Calculate totals of <br> 16-/32-bit BIN data blocks | WSUM | WSUM_M |
|  | WSUMP | WSUMP_M |
|  | DWSUM | DWSUM_M |
|  | DWSUMP | DWSUMP_M |

### 7.5.1 SER, SERP, DSER , DSERP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

## Devices

MELSEC A

${ }^{1}$ Refer to section "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.

Devices MELSEC Q

| Usable Devices |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { Error } \\ & \text { Flag } \end{aligned}$ | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10 |  | Special FunctionModule Uप\Gロ | $\begin{aligned} & \text { Index } \\ & \text { Register } \\ & \mathrm{Zn} \end{aligned}$ | $\begin{aligned} & \text { Constant } \\ & \text { K, H (16\#) } \end{aligned}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  | U |  |  |
| s1 | $\bullet$ | $\bullet$ | - | $\bullet$ | $\bullet$ | - | $\bullet$ | - | - |  |  |
| s2 | - | $\bullet$ | $\bullet$ | - | - | - | - | - | - |  |  |
| d | - | $\bullet$ | $\bullet$ | - | $\bullet$ | $\bullet$ | $\bullet$ | - | - | swo | 5 |
| n | $\bullet$ | $\bullet$ | $\bullet$ | - | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - |  |  |

GX IEC Developer


GX
Developer


NOTE The $A$ series always stores the search results in registers $A 0$ and $A 1$. For this reason, there is no device $d$ available when programming this operation instruction for the $A$ series.

## Variables

| Set Data | Meaning | Data Type |  |
| :--- | :--- | :--- | :--- |
|  |  | MELSEC | IEC |
| s1 | Data value to be searched, or first number of device storing <br> this value. |  | ANY16 |
| s2 | Data to be searched through, or first number of device storing <br> such data. | Word | ANY16/ANY32 |
|  | First number of device storing result of search. <br> A series: device A0 and A1 only. |  | Array [1..2] of <br> ANY16/ANY32 |
| $n$ | Number of devices to be searched through. |  | ANY16 |

## Functions

## Search data

SER (A and Q series/System Q) / SERP (Q series and System Q)Search 16-bit data
The SER instruction enables searching specified data in a specified search range. The search operation starts from the first number of device designated by s2. The entry code being searched for is specified by s1. The digit designation, i.e. the number of devices is specified by n .

A CPU of the Q series or the System Q stores the result of the search in $d$ and $d+1$ as array [1..2] of ANY16.

After finishing the search operation the position of the first device storing the data value is stored in array[1] in d. Array[2] in $d+1$ stores the number of data values matching the entry code.

The A series stores the position of the first device storing the matching data value in register A0. The number of matches is stored in register A1.

${ }^{1}$ Entry code
${ }^{2}$ Start of search
${ }^{3}$ Search range ( n blocks)
${ }^{4}$ Matching data
${ }^{5}$ Search results
${ }^{6}$ Position of match
${ }^{7}$ Number of matches

If the value in $n$ is less than or equal to 0 , the search operation will not be executed. If no matching data is found, the content of $d$ and $d+1$ ( $A$ series $=A 0$ and $A 1$ ) is 0 .

## NOTE $\quad Q$ series and System $Q$

Provided the data to be searched through is stored in ascending order, the searching time can be shortened by setting the special relay SM702.

SM702 ON:
The search range is halved and the size of the entry code determines in what half the code must be stored. This half is devided once again for another decision. This operation is proceeded until the matching value is found.

| 1 | 4 |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 5 | 5 | 5 |  |
| 500 | 100 | 100 | 100 | $\longleftarrow 3$ |
| 2 | 200 | 200 | 200 |  |
|  | 300 | 300 | 300 |  |
|  | 400 | 400 | 400 |  |
|  | 500 | 500 | 500 |  |
|  | 600 | 600 | 600 |  |
|  | 700 | 700 | 700 |  |

${ }^{1}$ Entry code
${ }^{2}$ Search range
${ }^{3}$ Comparison to entry code
${ }^{4}$ Processing sequence
${ }^{5}$ Search data

SM702 OFF:
The data search comparing the entry code to each data value starts from the beginning of the search range.

If the search range is not sorted in ascending order, there will be no accurate result with SM702 set.

## DSER / DSERP (Q series and System Q) Search 32-bit data

The DSER instruction enables searching specified data in a specified search range. The search operation starts from the first number of device designated by s2 ( $2 \times \mathrm{n}$-devices). The entry code being searched for is specified by $s 1$ and ( $s 1$ )+1. The digit designation, i.e. the number of devices is specified by $n$.

The result of the search is stored in d and d1 as array [1..2] of ANY16.
After finishing the search operation the position of the first device storing the data value is stored in the least significant array (d). The most significant array ( $d+1$ ) stores the number of data values matching the entry code.

${ }^{1}$ Entry code
${ }^{2}$ Start of search
${ }^{3}$ Search range ( $2 \times n$ )
${ }^{4}$ Matching data
${ }^{5}$ Search results
${ }^{6}$ Position of match
${ }^{7}$ Number of matches

If the value in $n$ is less than or equal to 0 , the search operation will not be executed. If no matching data is found, the content of $d$ and $d+1$ is 0 .

Operation In the following cases an operation error occurs and the error flag is set:

## Errors

- The search range designated by $n$ beginning from $s 2$ exceeds the relevant device range ( $Q$ series and System $Q=$ error code 4101)
For details on index qualification refer to chapter 3.6.


## Program SERP (Q series and System Q)

## Example 1

With leading edge from X20, the following program compares data in D100 through D105 to the data value in DO. The first matching position is stored in W0. The number of matches is stored in W1.


[^39]
## Program DSERP (Q series and System Q)

## Example 2

With leading edge from X20, the following program compares data in D100 through D111 to the data value in D11 and D10. The first matching position is stored in W0. The number of matches is stored in W1.

| MELSEC Instruction List |  |  |  | Ladder Dia | iagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | LD ${ }_{\text {LSERP }}$ | 220 <br> D10 D100 100 <br> KB |  |  |  | LD DSERP_M | $\begin{aligned} & \mathrm{x}_{2} 0 \\ & \text { var_ } 010 \text {, var_D100 . } 6, \text { var_1000 } \end{aligned}$ |
|  |  |  | 1 |  | 2 |  |  |
|  |  |  | 56789051 | D101,D100 200000 |  |  |  |
|  |  |  | D103,D102 |  | 56789051 |  | 3 |
|  |  |  |  |  | 56789051 | V0 | 4 |
|  |  |  | D107,D106 |  | -30000 | W1 | 5 |
|  |  |  | D109,D108 |  | 56789051 |  |  |
|  |  |  | D111,D110 |  | 30000 |  |  |

[^40]NOTE These programs will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.5.2 SUM, SUMP, DSUM, DSUMP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

## Devices

MELSEC A

${ }^{1}$ Refer to section "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.

Devices MELSEC Q


GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram$\begin{aligned} & \quad \text { ENMMM } \\ & - \text { ENO } \\ & -s \end{aligned}$ | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | s d |  | SUMMM | s.d |

GX Developer

## NOTE

The A series always stores the number of set bits in register AO. For this reason, there is no device $d$ available when programming this operation instruction for the $A$ series.

Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | First number of device storing data of which set bits are counted. | BIN 16-/32-bit |
| d | First number of device storing number of set bits. <br> A series: device A0 only. | Ben |

## Functions <br> Check data bits

## SUM <br> 16-bit

The SUM instruction determines the number of bits set in a 16-bit data word. The device range to be checked is specified by $s$. The number of set bits is stored in d (A0).

## 

(1)

${ }^{1}$ Counting set bits
${ }^{2}$ Binary coded number of bits

## DSUM 32-bit

The DSUM instruction determines the number of bits set in a 32-bit data word. The device range to be checked is specified by s . The number of set bits is stored in $\mathrm{d}(\mathrm{AO})$.


[^41]
## Program <br> Example 1 <br> SUMP (Q series and System Q) <br> With leading edge from X 10 , the following program determines the number of set inputs within X8 through X10. The result is stored in D0.


${ }^{1}$ Storing the number of set bits in DO

## Program DSUMP (Q series and System Q)

## Example 2

With leading edge from X10, the following program determines the number of set bits in D100 and D101. The result is stored in D0.

${ }^{1}$ Storing the number of set bits in D0

NOTE The program example 2 will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.5.3 DECO, DECOP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

## Devices

MELSEC A

${ }^{1}$ Refer to section "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.

Devices MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | Error Flag | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10Direct J $\square \square$ |  | Special Function Module U $\square$ G $\square$ | Index Register Zn | $\begin{aligned} & \text { Constant } \\ & \mathrm{K}, \mathrm{H}(16 \#) \end{aligned}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s | - | - | - | $\bullet$ | - | - | $\bullet$ | - | - |  |  |
| d | - | - | - | - | - | - | - | - | - | SM0 | 4 |
| n | $\bigcirc$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - | - |  |  |

GXIEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | DECO |  |  | DECO_M | s.n.d |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | Coded data or device storing such data. | BIN 16-bit |
| $d$ | First number of device storing decoded value. | Address |
| $n$ | Number of bits containing coded data. | BIN 16-bit |

## Functions Decoding from 8 to 256 bits

## DECO Decoding data

The DECO instruction decodes data in a device specified by s. The binary coded data is decoded as decimal number. This decimal number ( $\leq 256$ ) indicates bit $\mathrm{x}(\mathrm{bx})$, according to the $2^{\mathrm{x}}$-th bit to be set of a device specified by d . The number of device addresses in s containing the coded data is specified by n .

The variable n must be set between 0 and 8 .
If $n=0$, the instruction is not executed and the specified device addresses remain unchanged.
A bit device is processed as single bit and a word device as 16 -bit data value.

Operation Errors

Program
DECOP
Example
With leading edge from X20, the following program decodes data at X0 through X2. The result is stored in M10 through M17. The binary coded number 6 is contained in X0 through X 2 , so bit b6 (M16) in M10 through M17 is set.

${ }^{1}$ Binary coded value 6
${ }^{2}$ If the binary coded value is specified 4 bits, 8 bits are occupied

NOTE This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.5.4 ENCO, ENCOP

## CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

## Devices

MELSEC A

${ }^{1}$ Refer to section "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.

Devices MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | Error Flag | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10 Direct J $\square$ |  | Special Function Module U $\square$ G $\square$ | Index Register Zn | $\begin{aligned} & \text { Constant } \\ & \mathrm{K}, \mathrm{H}(16 \#) \end{aligned}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s | - | - | - | - | - | - | - | - | - |  |  |
| d | - | - | - | - | - | - | - | - | - | SM0 | 4 |
| n | $\bigcirc$ | $\bigcirc$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - | - |  |  |

GXIEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | ENCO | 5 d $n$ |  | ENCO_M | s.n.d |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | Decoded data or device storing such data. |  |
| $d$ | First number of device storing coded data. | BIN 16-bit |
| $n$ | Number of bits containing coded value. |  |

## Functions

## Encoding from 256 to 8 bits

## ENCO Encoding data

The ENCO instruction encodes data of a data record of up to 256 bits to a binary 8-bit data sequence. The initial number of device storing data to be encoded is specified by s . The bit x specified by s indicates the decimal value that will be stored binary encoded in d. The number of bits in d containing the encoded data is specified by n .

The variable n must be set between 0 and 8 .
If $\mathrm{n}=0$, the instruction is not executed and the specified device addresses remain unchanged.
A bit device is processed as single bit and a word device as 16 -bit data value.
If more than one bit is set processing starts with the highest bit.

## Operation Errors

## Program <br> Example

## ENCOP

With leading edge from X20, the following program reads data in M10 through M17 and stores it binary encoded in D8.

${ }^{1}$ If the set bit is binary encoded with 4 bits, a range of 8 bits can be represented
${ }^{2}$ Binary encoded number 3 for set bit 3 (M13)

NOTE This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.5.5 SEG, SEGP

## CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\boldsymbol{\bullet}^{1}$ | $\boldsymbol{\bullet}^{1}$ | $\boldsymbol{\bullet}^{1}$ | $\boldsymbol{\bullet}^{1}$ | $\boldsymbol{\bullet}^{1}$ | $\boldsymbol{\bullet}$ |

${ }^{1}$ The SEG instruction only serves for 7 -segment decoding, if the internal relay M9052 is NOT set. If the internal relay M9052 is set, the SEG instruction serves for partial refresh.

Devices
MELSEC A

${ }^{1}$ With an A3H, A3M, or AnN CPU the digit designation can be set between K 1 and K 4 . On all other CPUs the preset digit designation is ignored and K2 ( 8 bits) is processed automatically.
${ }^{2}$ Refer to section "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.

Devices
MELSEC Q


GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram$\begin{array}{ll}  \\ - \text { ENEGM } \\ -\mathrm{ENO} \\ -\mathrm{S} & \mathrm{~d} \\ \hline \end{array}$ | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | s |  | SEG_M | s.d |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | Decoded data, or first number of device storing such data. | BIN 16-bit |
| d | First number of device storing 7-segment data. |  |

## Functions 7-Segment decoding

SEG (A and Q series/System Q) / SEGP (Q series and System Q)

## Decoding a 4-digit binary value

The SEG instruction converts a 4-digit binary value into 7-segment code in order to display the values 0 to $F$. The data value or the initial number of data to be encoded is specified by s. The 7 -segment data is stored in d.

If the encoded 7-segment data are output to bit devices, the initial device number and the digit designation must always be specified in $d$. If a word device is specified by $d$, only the device number is required.

Storage of data in several bit devices or in a word device applies to the following scheme:


[^42]
## 7-segment data

The following table contains an overview of 7-segment data in relation to the bit pattern of the source data. The first bit (b0) of 7 -segment data either represents the status of the first bit device or the status of the least significant bit in a word device respectively.

| S |  | Assignment of Segments | d |  |  |  |  |  |  |  | Display |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| HEX | Bit Pattern |  | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |  |
| 0 | 0000 |  | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 17 |
| 1 | 0001 |  | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 |
| 2 | 0010 |  | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | $\square$ |
| 3 | 0011 |  | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 3 |
| 4 | 0100 |  | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 4 |
| 5 | 0101 |  | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 5 |
| 6 | 0110 |  | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | $E$ |
| 7 | 0111 |  | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 7 |
| 8 | 1000 |  | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 8 |
| 9 | 1001 |  | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 9 |
| A | 1010 |  | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 9 |
| B | 1011 |  | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | $\square$ |
| C | 1100 |  | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | $\underline{L}$ |
| D | 1101 |  | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 17 |
| E | 1110 |  | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | $E$ |
| F | 1111 |  | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | $F$ |

## Program <br> Example

SEGP (Q series and System Q)
With leading edge from $X 0$, the following program outputs the condition of inputs $X C$ through XF as 7-segment code to the outputs Y38 through Y3F. The conditions of outputs Y38 through Y3F are maintained until they are overwritten with new data.


### 7.5.6 DIS, DISP

## CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

## Devices

MELSEC A

${ }^{1}$ Refer to section "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.

Devices MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | Error Flag | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10 Direct J $\square \square$ |  | Special Function Module | $\begin{aligned} & \text { Index } \\ & \text { Register } \\ & \text { Zn } \end{aligned}$ | $\begin{aligned} & \text { Constant } \\ & \mathrm{K}, \mathrm{H}(16 \#) \end{aligned}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s | - | - | - | - | - | - | - | - | - |  |  |
| d | - | - | - | - | - | - | - | - | - | SMO | 4 |
| n | $\bigcirc$ | $\bullet$ | $\bigcirc$ | $\bigcirc$ | - | $\bullet$ | $\bullet$ | $\bigcirc$ | - |  |  |

GXIEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | d |  | DIS_M | s.n.d |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | First number of device storing data to be disunited. |  |
| d | First number of device storing disunited data. | BIN 16-bit |
| n | Number of 4-bit groupings to be disunited. <br> No processing for $\mathrm{n}=0$. |  |

## Functions Disuniting 16-bit data

## DIS Disuniting 16-bit data values

The DIS instruction disunites a 16-bit data value to groupings of 4 bits and stores their conditions successively in up to 4 destination devices. For this instruction, the data value to be disunited in s , the number of 4-bit groupings in n , and the first number of destination device in d must be specified. Further 4-bit groupings are stored in d+n.

${ }^{1}$ These bits are reset to 0 .

The upper 12 bits of the destination devices beginning from device number in d , are reset to 0 . The variable n can be set from 1 to 4 (corresponding 4 to 16 bits).
For $\mathrm{n}=0$ no operation is executed and the specified number of device remains unchanged.

Operation In the following cases an operation error occurs and the error flag is set:
Errors

- The value in $n$ is not set between 0 and 4 ( $Q$ series and System $Q=$ error code 4100 ).
- The storage range d specified by $n$ exceeds the relevant device range
( $Q$ series and System $Q=$ error code 4101).


## Program <br> Example

DISP
With leading edge from XO , the following program disunites the 16-bit data value in DO and stores the bit pattern in groupings of 4 bits in series in D10 through D13.

| MELSEC Instruction List |  |  |  | Ladder Diagram |  |  |  |  |  |  |  |  |  |  |  |  | IEC Instruction List |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | LD DISP | $\begin{aligned} & x 0 \\ & \text { D0 } \\ & 010 \\ & \text { K4 } \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | P_M |  | $\begin{aligned} & x 0 \\ & 00.4,010 \end{aligned}$ |
| b15---- b12 b11---- b8 b7 ---- b4 b3 ---- b0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| D0 | $1{ }^{1} 1$ | $00^{0} 0$ | 0 | 0 | 1 | (0) 1 1 00 | 1 | 0 | 0 | 0 | 1 |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  | $\rightarrow$ D10 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
|  |  |  |  |  |  | $\rightarrow$ D11 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |
|  |  |  |  |  |  | $\rightarrow$ D12 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
|  |  |  |  |  |  | $\rightarrow$ D13 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

${ }^{1}$ These bits are reset to 0
${ }^{2}$ Storage range

### 7.5.7 UNI, UNIP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - |  |  | $\bigcirc$ |

## Devices

MELSEC A

${ }^{1}$ Refer to section "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.

Devices MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | Error Flag | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | $\begin{gathered} \text { MELSECNET/10 } \\ \text { Direct J } \square \square \end{gathered}$ |  | Special Function Module U $\square$ G $\square$ | $\begin{gathered} \text { Index } \\ \text { Register } \\ \mathbf{Z n} \end{gathered}$ | $\begin{aligned} & \text { Constant } \\ & \text { K, H (16\#) } \end{aligned}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s | $\bigcirc$ | $\bullet$ | - | - | - | - | - | - | - | SMO | 4 |
| d | - | - | - | - | - | - | - | - | - |  |  |
| n | - | - | - | - | - | - | - | - | - |  |  |

GXIEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instru |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | s d $n$ |  | UNI_M | s.n.d |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | First number of device, storing data to be united. |  |
| $d$ | First number of device, storing united data. | BIN 16-bit |
| $n$ | Number of 4-bit groupings to be united. <br> No processing for $n=0$. |  |

## Functions Uniting 16-bit data

## UNI Uniting 16-bit data values

The UNI instruction separates each 4 lowest bits of up to four 16-bit data values and unites their conditions in one 16-bit data value. For this instruction, the first number of device storing the data values in $s$ to be united, the number of successive devices $n$, and the destination address in d must be specified.

${ }^{1}$ These bits are ignored
${ }^{2} 4$-bit groupings to be stored in d

The lower 4 bits of the source devices beginning from device number in d , are reset to 0 . The variable n can be set from 1 to 4 .

For $\mathrm{n}=0$ no operation is executed and the specified number of device remains unchanged.

Operation In the following cases an operation error occurs and the error flag is set:

## Errors

- The value in n is not set within 0 and 4 ( Q series and System $\mathrm{Q}=$ error code 4100 ).
- The storage range s specified by $n$ exceeds the relevant device range ( $Q$ series and System $Q=$ error code 4101).


## Program <br> Example

UNIP
With leading edge from X 0 , the following program unites each lowest 4 bits ( b 0 through b 3 ) of data registers D0 through D2 successively to one 16-bit data value (the highest 4 digits are "0") in D10

${ }^{1} 4$-bit groupings to be stored in D10

### 7.5.8 NDIS, NDISP, NUNI, NUNIP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

Devices MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | Error Flag | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | $\begin{gathered} \text { MELS } \\ \text { Dire } \end{gathered}$ | ET/10 | Special Function | Index Register | Constant | Other |  |  |
|  | Bit | Word |  | Bit | Word | $\begin{aligned} & \text { Module } \\ & \text { U } \square \mathbf{G G} \end{aligned}$ |  |  |  |  |  |
| s1 | - | $\bullet$ | $\bullet$ | - | - | - | - | - | - |  |  |
| d | - | - | $\bullet$ | - | - | - | - | - | - | SM0 | 4 |
| s2 | - | $\bullet$ | $\bullet$ | - | - | - | - | - | - |  |  |

GX IEC
Developer


GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s1 | First number of device storing data to be disunited/united. |  |
| d | First number of device storing disunited/united data. | BIN 16-bit |
| s2 | Number of bits to be disunited/united in bit groupings. |  |

## Functions Disuniting or uniting of data in random bit groupings

## NDIS Disuniting data

The NDIS instruction disunites data in devices specified from s1 on to bit groupings with a number of bits specified by s2. The disunited bit groupings are stored separately in the device specified by d onwards.

${ }^{1}$ Size of bit grouping
${ }^{2}$ The 0 indicates the end of processing

The size of bit groupings specified by s2 can be set within 1 and 16 bits.
Values in s2 are processed from the first device address in s2 on and up to the address with the entry 0 .

## NUNI Uniting data

The NUNI instruction separates bit groupings of a size specified by s2 from devices specified by s1 and unites these bit groupings in one data value. The bit groupings are stored successively from the device specified by d on.

${ }^{1}$ Size of bit groupings
${ }^{2}$ The 0 indicates the end of processing

The size of bit groupings specified by s2 can be set within 1 and 16 bits.
Values in s2 are processed from the first device address in s2 on and up to the address with the entry 0 .

Operation In the following cases an operation error occurs and the error flag is set:

## Errors

- The bit groupings of a size specified by s2 in the devices specified by s1 or dexceed the relevant storage device range (error code 4101).
- The size of bit groupings specified by s2 exceed the valid range of 1 to 16 bits (error code 4100).


## Program

## Example 1

NDISP
With leading edge from SM400, the following program separates the bit groupings b0-b3 (4), b4-b6 (3), and b 7-b12 (6) from D0 and stores each single bit grouping beginning from bit grouping b0-b3 in D10 through D12. The values in brackets indicate the size of bit groupings in D20 through D22. D23 must store the value 0 (see functions).


[^43]
## Program

## Example 2

NUNIP
With leading edge from SM400, the following program separates the bit groupings b0-b3 (4), b0-b2 (3), and b0-b5 (6) from D10 through D12 and stores the bit groupings successively in D0 beginning from bit grouping b0-b3. The values in brackets indicate the size of bit groupings in D20 through D22. D23 must store the value 0 (see functions).

${ }^{1}$ These bits are ignored
${ }^{2}$ These bits are reset to 0

### 7.5.9 WTOB, WTOBP, BTOW, BTOWP

## CPU

| AnS | AnN | AnA, AnAS | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\boldsymbol{\bullet}^{1}$ | $\boldsymbol{\bullet}^{1}$ | $\bullet$ | $\bullet$ |

${ }^{1}$ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.

## Devices

MELSEC Q


GX IEC Developer

| MELSEC Instruction List |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: |
| MELSEC | $\begin{array}{ll}\text { WTOB } & s \\ & d \\ & n \\ & n \\ & \\ & \end{array}$ | $\begin{aligned} & \text { MTOB_MD } \\ & - \text { ENO } \\ & -s \\ & -n \\ & -n \end{aligned}$ | WTO日_MD s.n.d |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | First number of device storing data to be disunited/united in byte units. |  |
| d | First number of device storing disunited/inited bytes. | BIN 16-bit |
| n | Number of byte units to be disunited/united. |  |

## Functions Disuniting and uniting data in byte units

## WTOB Disuniting data

The WTOB instruction disunites a 16-bit data value to byte units and stores their conditions successively in destination devices. For this instruction the data values in s to be disunited, the number of byte units in $n$, and the first number of destination device in d must be specified. Further byte units are stored in d+n. For storage only the lowest bytes of the devices specified by d are used.

${ }^{1}$ Highest bytes
${ }^{2}$ Lowest bytes
${ }^{3}$ Data of the according lowest bytes
${ }^{4}$ Data of the according highest bytes

For example, if $\mathrm{n}=5,5$ bytes are disunited from the device specified by s through $\mathrm{s}+2$ and stored successively in the lowest bytes of the devices specified by $d$ through $d+4$.

${ }^{1}$ These bytes are ignored
The number of byte units specified by n automatically determines the range of 16 -bit data in s and the storage range of the byte units in d.
If $\mathrm{n}=0$, the instruction is not executed and the specified device addresses remain unchanged.
The highest bytes in the devices specified by d are set to the value " 00 H ".

${ }^{1}$ These bytes are set to " 00 H "

## BTOW Uniting data

The BTOW instruction separates any lowest bytes of 16-bit data values and stores their conditions in 16-bit data values. For this instruction, the initial number of data value in s to be united, the number of byte units n , and destination device in $d$ must be specified.

${ }^{1}$ These bytes are ignored
${ }^{2}$ Data of 1st through nth byte
${ }^{3}$ Data of $2 \mathrm{nd}, 4 \mathrm{th}$, and nth byte
${ }^{4}$ Data of 1 st, 3rd, and ( $n-1$ )th byte

For example, if $\mathrm{n}=5$, the 5 lowest bytes are disunited from the device specified by s through $\mathrm{s}+4$ and stored successively in the devices specified by d through $\mathrm{d}+2$.

${ }^{1}$ This byte is set to " 00 H "

The number of byte units specified by n automatically determines the range of byte data in s and the storage range of the byte data in d .
If $\mathrm{n}=0$, the instruction is not executed and the specified device addresses remain unchanged.
The highest bytes in the devices specified by s are ignored on processing.

The operation is even processed correctly in cases where the storage ranges of $s$ through $s+n$ and $d$ through $d+n$ overlap.

The following diagram shows a case where the lowest bytes are separated from D11 through D16 and stored again succcessively in D12 through D14.


Operation In the following cases an operation error occurs and the error flag is set:
Errors

- The number of byte units specified by $n$, that are stored in the device specified by $s$, exceeds the relevant storage device range ( $Q$ series and System $Q=$ error code 4101).
- The number of byte units specified by n , that are stored in the device specified by d , exceeds the relevant storage device range ( $Q$ series and System $Q=$ error code 4101).


## Program

## Example 1

WTOBP
With leading edge from XO , the following program separates 6 bytes in D10 through D12 successively and stores these bytes in the lowest bytes in D20 through D25.


## Program

## Example 2

BTOWP
With leading edge from XO , the following program separates the 6 lowest bytes in registers D20 through D25 and unites these bytes successively in D10 through D12.


[^44]
### 7.5.10 MAX, MAXP, DMAX, DMAXP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

## Devices

MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | Error Flag | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | $\begin{gathered} \text { MELS } \\ \text { Diri } \end{gathered}$ | $\begin{aligned} & \mathrm{VET} / 10 \\ & \square \square \end{aligned}$ | Special Function | Index Register | Constant | Other |  |  |
|  | Bit | Word |  | Bit | Word | Module <br> U $\square$ IG |  |  |  |  |  |
| s | - | - | - | - | - | - | - | - | - |  |  |
| d | - | - | $\bullet$ | - | - | - | - | - | - | SM0 | 4 |
| n | $\bullet$ | - | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - |  |  |

GX IEC
Developer

\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{MELSEC Instruction List} \& \multirow[t]{2}{*}{Ladder Diagram} \& IEC Instru \& <br>
\hline MELSEC \& \& 5
d

$n$ \& \& MAX_M \& s.n.d <br>
\hline
\end{tabular}

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | First number of device storing data to be searched through for maximum values. | BIN 16-/32-bit |
| $d$ | First number of device storing search result. |  |
| $n$ | Number of data blocks to be searched through. | BIN 16-bit |

## Functions Searching maximum values in 16-/32-bit data

## MAX Searching maximum values in 16-bit data

The MAX instruction searches for maximum values in 16-bit data blocks. The number of data blocks to be searched through is specified by $n$. The greatest value found in $s$ through $s+(n-1)$ is stored in d .

The first position in s through $\mathrm{s}+(\mathrm{n}-1)$ where the maximum value is found is counted beginning from $s=1$ and stored in $d+1$. The number of existing identical maximum values is stored in $d+2$.

${ }^{1}$ Found maximum value
${ }^{2}$ First position the value has been found at
${ }^{3}$ Number of identical maximum values

## DMAX Searching maximum values in 32-bit data

The DMAX instruction searches for maximum values in 32-bit data blocks. The number of data blocks to be searched through is specified by $n$. The greatest value found in $s$ through $s+(n-1)$ is stored in d.

The first position in $s$ through $s+(n-1)$ where the maximum value is found is counted beginning from $s=1$ and stored in $d+2$. The number of existing identical maximum values is stored in $d+3$.


[^45]
## Operation Errors

In the following cases an operation error occurs and the error flag is set:

- The number of data blocks specified by $n$ stored in the devices specified by $s$ exceeds the relevant storage device range (error code 4101).


## Program

## Example 1

MAXP
With leading edge from $\mathrm{X1C}$, the following program subtracts data in R0 through R3 from data in D100 through D103 and stores the result in D150 through D153. The number of 16-bit data blocks (4) is specified in D0. In the following step, as well with leading edge from X1C, the registers D150 through D153 are searched through for the maximum value. The value found is stored in D200, its position is stored in D201, and the number of identical maximum values is stored in D202.


## Program <br> Example 2

## DMAXP

With leading edge from X 20 , the following program searches for the maximum value of 32 -bit data in D100 and D101. The position of the value is stored in D102, the number of identical maximum values is stored in D103.


NOTE The program example 2 will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.5.11 MIN, MINP, DMIN, DMINP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

Devices MELSEC Q


GX IEC
Developer


GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | First number of device storing data to be searched through for minimum values. | BIN 16-/32-bit |
| $d$ | First number of device storing search result. |  |
| $n$ | Number of data blocks to be searched through. | BIN 16-bit |

## Functions Searching minimum values in 16-/32-bit data

## MIN Searching minimum values in 16-bit data

The MIN instruction searches for minimum values in 16-bit data blocks. The number of data blocks to be searched through is specified by $n$. The smallest value found in $s$ through $s+(n-1)$ is stored in d .

The first position in s through $\mathrm{s}+(\mathrm{n}-1)$ where the minimum value is found is counted beginning from $s=1$ and stored in $d+1$. The number of existing identical minimum values is stored in $d+2$.

${ }^{1}$ Found minimum value
${ }^{2}$ First position the value has been found at
${ }^{3}$ Number of identical minimum values

## DMIN Searching minimum values in 32-bit data

The DMIN instruction searches for minimum values in 32-bit data blocks. The number of data blocks to be searched through is specified by $n$. The smallest value found in $s$ through $s+(n-1)$ is stored in d and $\mathrm{d}+1$.

The first position in $s$ through $s+(n-1)$ where the minimum value is found is stored in $d+2$. The number of existing identical minimum values is stored in $\mathrm{d}+3$.
$\square$

[^46]
## Operation <br> In the following cases an operation error occurs and the error flag is set:

## Errors

- The number of data blocks specified by $n$ stored in the devices specified by s exceeds the relevant storage device range (error code 4101).


## Program

## Example 1

MINP
With leading edge from X1C, the following program adds data in D100 through D103 to data in R0 through R3 and stores the result in D150 through D153. The number of 16-bit data blocks (4) is specified in D0. In the following step, as well with leading edge from X1C, the registers D150 through D153 is searched through for the minimum value. The value found is stored in D200, its position is stored in D201, and the number of identical minimum values is stored in D202.


Program
Example 2

DMINP
With leading edge from X20, the following program searches for the minimum value of 32-bit data in D0 through D7 and stores the value in D100 and D101. The position of the value is stored in D102, the number of identical minimum values is stored in D103.


## NOTE <br> The program example 2 will not run without variable definition in the header of the program

 organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.
### 7.5.12 SORT, SORTP, DSORT, DSORTP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

## Devices

 MELSEC Q|  | Usable Devices |  |  |  |  |  |  |  |  | Error Flag | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10 Direct J■ |  | Special Function ModuleU $\square G \square$ | Index Register Zn | $\begin{aligned} & \text { Constant } \\ & \text { K, H (16\#) } \end{aligned}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s1 | - | - | - | - | - | - | - | - | - | SM0 | 6 |
| n | - | - | - | - | - | - | - | - | - |  |  |
| s2 | - | - | - | $\bullet$ | $\bullet$ | - | - | - | - |  |  |
| d1 | $\bullet$ | - | - | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - |  |  |
| d2 | - | - | - | - | - | - | - | - | - |  |  |

GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC In | tion List |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | SORT | $\begin{aligned} & s 1 \\ & n \\ & s 2 \\ & d 1 \\ & d 2 \end{aligned}$ |  | SORT_M |  |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s1 | First number of device storing data to be sorted. | BIN 16-/32-bit |
| n | Number of data blocks to be sorted. | BIN 16-bit |
| s2 | Number of data blocks to be compared each sort operation. | BIN 16-bit |
| d1 | Number of bit to be set after finishing sort operation. | Bit |
| d2 | For system use only. | BIN 16-bit |

## Functions

## Sorting 16-/32-bit data

## SORT Sorting 16-bit data

The SORT instruction sorts 16-bit data specified by s1 in ascending or descending order. The number of data to be sorted is specified by $n$.
The sorting order is set via the special relay SM703:
SM703 OFF: Ascending order
SM703 ON: Descending order

${ }^{1}$ Data to be sorted
${ }^{2}$ Data sorted in ascending order (SM703 = OFF)
${ }^{3}$ Data sorted in descending order (SM703 = ON)

For finishing the SORT instruction several scans are required. The number of required scans can be calculated by the division of the maximum number of scans by the number of 16 -bit data specified in $s 2$, to be compared each scan (decimal fractions are rounded up). Increasing the number of 16-bit data specified in s2 reduces the number of required scans for sorting but increases the processing time per scan.
The required number of sorting scans until finishing the sort operation is calculated via the following equation:
Required number of sorting scans $=((n) \times(n-1)) /(2 \times(s 2))$
For example, for $\mathrm{n}=10$ and $\mathrm{s} 2=1$ the result is 45 sort scans until finishing the sort operation.
For $\mathrm{n}=10$ and $\mathrm{s} 2=2$ the result is 22,5 . Rounded up, 23 sort scans are required.
The bit specified in d 1 is reset during the sort operation and will be set again when the sort operation is finished. This bit remains set and must be reset by appropriate programming.

The devices specified in d 2 and (d2)+1 are used for internal system processing during the sort operation. So, these devices must not be changed by programming.

If the value in n is changed during the operation, the operation is processed with the currently set number of 16-bit data.
By resetting the execution condition, the operation will be terminated. Upon setting the execution condition again, the sort operation will be restarted.

## DSORT Sorting 32-bit data

The DSORT instruction sorts 32-data specified by s1 in ascending or descending order. The number of data to be sorted is specified by $n$.

The sorting order is set via the special relay SM703:
SM703 OFF: Ascending order
SM703 ON: Descending order

${ }^{1}$ Data to be sorted
${ }^{2}$ Data sorted in ascending order (SM703 = OFF)
${ }^{3}$ Data sorted in descending order $(\mathrm{SM} 703=\mathrm{ON})$

For finishing the DSORT instruction several scans are required. The number of required scans can be calculated by the division of the maximum number of scans by the number of 32-bit data specified in $s 2$, to be compared each scan (decimal fractions are rounded up). Increasing the number of 32 -bit data specified in s2 reduces the number of required scans for sorting but increases the processing time per scan.
The required number of sorting scans until finishing the sort operation is calculated via the following equation:

Required number of sorting scans $=((n) \times(n-1)) /(2 \times(s 2))$
For example, for $\mathrm{n}=10$ and $\mathrm{s} 2=1$ the result is 45 sort scans until finishing the sort operation.
For $\mathrm{n}=10$ and $\mathrm{s} 2=2$ the result is 22,5 . Rounded up, 23 sort scans are required.
The bit specified in d1 is reset during the sort operation and will be set again when the sort operation is finished. This bit remains set and must be reset by appropriate programming.

The devices specified in d2 and (d2)+1 are used for internal system processing during the sort operation. So, these devices must not be changed by programming.
If the value in n is changed during the operation, the operation is processed with the currently set number of 32-bit data.

By resetting the execution condition, the operation will be terminated. Upon setting the execution condition again, the sort operation will be restarted.

## Operation Errors

In the following cases an operation occurs and the error flag is set:

- The range specified by n or 2 xn in the device specified by s 1 exceeds the relevant storage device range (error code 4101).
- The value specified in s 2 is equal to or less than 0 (error code 4100 ).
- The value in d 2 is greater than that in n (error code 4101).
- The value in (d2) +1 is greater than that in d 2 (error code 4101 ).


## Program <br> Example

SORT
While X3 is set, the following program sorts 16-bit data in D1 through D4. In a first step with leading edge from X 2 , the values $35,-10,500$, and -124 are written to the registers D1 through D4. Then sorting starts. The sorting order is determined via X0 (set SM703) and X1 (reset SM703). After finishing the sort operation the output Y 10 is set.


### 7.5.13 WSUM, WSUMP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

## Devices

 MELSEC Q|  | Usable Devices |  |  |  |  |  |  |  |  | Error Flag | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | File Register | MELSECNET/10 Direct J $\square$ |  | Special Function Module | $\begin{gathered} \text { Index } \\ \text { Register } \\ \mathbf{Z n} \end{gathered}$ | $\begin{aligned} & \text { Constant } \\ & \text { K, H (16\#) } \end{aligned}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s | - | - | - | - | - | - | - | - | - | SM0 | 4 |
| d | $\bullet$ | - | - | $\bullet$ | $\bullet$ | - | $\bullet$ | - | - |  |  |
| n | $\bigcirc$ | $\bullet$ | $\bullet$ | $\bullet$ | - | - | $\bullet$ | $\bullet$ | - |  |  |

GX IEC
Developer

| MELSEC Instruction List |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: |
| MELSEC |  |  | WWSum_m s.n.d |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | First number of device storing data to be added. | BIN 16-bit |
| d | First number of device storing result. | BIN 32-bit |
| $n$ | Number of data blocks to be added. | BIN 16-bit |

## Functions Calculating totals of 16-bit BIN data blocks

## WSUM Calculation of totals

The WSUM instruction calculates the total of 16 -bit data blocks in the device specified by s . The number of data blocks to be summed up is specified by n . The result is stored in the device specified by d.

| S | 4444 (BIN) |
| :---: | :---: |
| $\mathrm{s}+1$ | 3333 (BIN) |
| $\mathrm{s}+2$ | 1234 (BIN) |
| S+3 | -5426 (BIN) |
| S+4 | 329 (BIN) |
| S+5 | 10000 (BIN) |

$+1, d$ $\qquad$

Operation In the following cases an operation error occurs and the error flag is set:

## Errors

## Program

Example

WSUMP
With leading edge from X1C, the following program adds BIN 16-bit data blocks in D10 through D14 and stores the result in D100 and D101.


### 7.5.14 DWSUM, DWSUMP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

## Devices

 MELSEC Q|  | Usable Devices |  |  |  |  |  |  |  |  | Error Flag | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | File Register | MELSECNET/10 Direct J $\square \square$ |  | Special Function Module | Index Register Zn | $\begin{aligned} & \text { Constant } \\ & \text { K, H (16\#) } \end{aligned}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s | - | - | - | - | - | - | - | - | - | SM0 | 4 |
| d | $\bullet$ | - | $\bullet$ | - | - | - | - | - | - |  |  |
| n | $\bullet$ | - | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - |  |  |

GX IEC
Developer


GX
Developer


Variables

| Set Data | Meaning | Data Type |  |
| :--- | :--- | :--- | :--- |
|  |  | MELSEC | IEC |
| s | First number of device storing data to be added. | BIN 32-bit | ANY32 |
| d | First number of device storing result. | BIN-64-Bit | Array $[1 . .4]$ of <br> ANY16 |
| $n$ | Number of data blocks to be added. | BIN 16-bit | ANY16 |

## Functions Calculating totals of 32-bit BIN data blocks

DWSUM Calculation of totals
The DWSUM instruction calculates the total of 32-bit data blocks in the device specified by s. The number of data blocks to be summed up is specified by n . The result is stored in array[1] through array[4] in the device specified by $d$.


## Operation

 Errors
## Program <br> Example

In the following cases an operation error occurs and the error flag is set:

- The range specified by n in the device specified by s exceeds the relevant storage device range (error code 4101).

DWSUMP
With leading edge from X20, the following program adds 32-bit BIN data blocks in D100 through D107 and stores the result in D10 through D13.


NOTE This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.6 Structured program instructions

Structured program instructions call programs and parts of programs or switch over between them. In addition, instructions for index qualification and program repetitions (loops) are supplied.

The following table gives an overview of all instructions:

| Function | MELSEC Instruction in MELSEC Editor | MELSEC Instruction in IEC Editor |
| :---: | :---: | :---: |
| Repetition instructions | FOR | FOR_M |
|  | NEXT | NEXT_M |
|  | BREAK | BREAK_MD |
|  | BREAKP | BREAK_P_MD |
| Subroutine program calls | CALL | CALL_M |
|  | CALLP | CALLP_M |
|  | RET | RET_M |
|  | FCALL | FCALL_MD |
|  | FCALLP | FCALL_P_MD |
| Subroutine calls between program files (only possible with GX Developer) | ECALL | ECALL_M |
|  | ECALLP | ECALLP_M |
|  | EFCALL | EFCALL_M |
|  | EFCALLP | EFCALLP_M |
| Main/subprogram switching | CHG | CHG_M |
| Microcomputer program call | SUB | SUB_M |
|  | SUBP | SUBP_M |
| Index qualification of entire ladders | IX | IX_MD |
|  | IXEND | IXEND_MD |
| Designation of qualification values in index qualification of entire ladders | IXDEV | IXDEV_M |
|  | IXSET | IXSET_M |

### 7.6.1 FOR, NEXT

## CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

## Devices

MELSEC A

${ }^{1}$ The FOR instruction requires three steps, the NEXT instruction requires one step.
Refer to section "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.

Devices MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | Error Flag | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10 Direct J $\square$ |  | Specia Function U $\square$ G■ | $\begin{aligned} & \text { Index } \\ & \text { Register } \\ & \mathbf{Z n} \end{aligned}$ | $\begin{aligned} & \text { Constant } \\ & \text { K, H (16\#) } \end{aligned}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| n | - | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - | SMO | ${ }^{2 / 1}$ |

${ }^{1}$ The FOR instruction requires two steps, the NEXT instruction requires one step.
GXIEC
Developer

| MELSEC Instruction List |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: |
| MELSEC | $\begin{aligned} & \text { FOR } \\ & \text { NERT } \end{aligned}$ | $\begin{aligned} & \text { FORMM } \\ & -\quad \text { EN } \\ & -\mathrm{n} \end{aligned}$ | FOR_M NEXT_M |

## GX Developer

$\qquad$

Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $n$ | Number of repetitions of the FOR/NEXT loops (from 1 to 32767). | BIN 16-bit |

## Functions FOR/NEXT loop instruction

## FOR/NEXT Loop instruction

The FOR/NEXT loop repeats single program sequences without setting an input condition. The program sequence located between the FOR and the NEXT command is repeated for $n$ times.

After executing the FOR/NEXT loop for $n$ times, the next program step following the NEXT command is executed.

The variable n can be specified from 1 to 32767. If n is less than or equal to 0 , it is processed as 1 . Thus, the FOR/NEXT loop will be executed at least once.

If a program sequence between the FOR/NEXT loop is not intended to be executed, it can be skipped by a jump instruction (CJ or SCJ).
In total, up to 16 levels (A series $=5$ levels) of FOR/NEXT loops can be nested up. The following diagram illustrates the principle of nesting:


Operation
In the following cases an operation error occurs and the error flag is set:

- The END/FEND instruction is executed after a FOR instruction and before the NEXT instruction. (Q series and System Q = error code 4200).
- The NEXT instruction is executed before the FOR instruction ( $Q$ series and System $Q=$ error code 4201).
- The number of FOR instructions does not match the number of NEXT instructions.
- A JMP instruction with a jump destination outside the FOR/NEXT loop is executed within a FOR/NEXT loop.
- A STOP instruction is programmed within a FOR/NEXT loop ( $Q$ series and System $Q=$ error code 4200).
- The maximum number of nesting levels is exceeded ( $Q$ series and System $Q=$ error code 4202).

NOTE $\quad$ For $Q$ series and System $Q$ only:
In order to terminate the execution of a FOR/NEXT loop before it is finished, a BREAK instruction must be programmed.

Apply the EGP/EGF instruction, to connect a switch condition to the FOR/NEXT instruction.

Program The following program processes the program sequence between FOR and NEXT for four Example times, if X8 is not set. The FOR/NEXT loop is skipped, if X8 is set.


### 7.6.2 BREAK, BREAKP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\bullet^{1}$ | $\bullet^{1}$ | $\bullet$ | $\bullet$ |

${ }^{1}$ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.

## Devices

MELSEC Q


GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List (IEC Instruction) |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC | BREAK | d |  | JMPC $\quad \mathrm{P}$ |

GX
Developer $\square$

Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $d$ | Device storing the remaining number of FOR/NEXT loops. | BIN 16-bit |
| $p$ | Destination address (Pointer/Label) to be jumped to after executing the BREAK <br> instruction. | Pointer/label |

## Functions Terminating a FOR/NEXT loop

## BREAK Terminating the FOR/NEXT execution

The BREAK instruction terminates a FOR/NEXT loop execution and jumps to the pointer/label specified by $p$.


The number of remaining FOR/NEXT loops to be executed is stored in the device specified by d.
The BREAK instruction can only be applied during the execution of a FOR/NEXT loop.
The BREAK instruction can only be applied to one nesting level. For several nesting levels the appropriate number of BREAK instructions must be executed.

Operation In the following cases an operation error occurs and the error flag is set: Errors

- The BREAK instruction was executed without a FOR/NEXT loop ( $Q$ series and System $Q=$ error code 4203).
- There is no subroutine program stored at the specified pointer/label ( $Q$ series and System Q = error code 4210).


## Program Example

## BREAKP

The following program terminates the execution in the 30th FOR/NEXT loop and jumps to the program part specified with label_0. The number of remaining FOR/NEXT loops (70) is stored in D1.


### 7.6.3 CALL, CALLP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  |  |  |  |

Devices
MELSEC A

${ }^{1}$ Refer to section "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.

Devices MELSEC Q

|  |  |  |  |  | ble De |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { Interı } \\ & \text { (Sys } \end{aligned}$ | evices User) |  |  | $\mathrm{ET} / 10$ | Special Function | Index Register | Constant | Other | $\begin{aligned} & \text { Error } \\ & \text { Flag } \end{aligned}$ | Number of steps |
|  | Bit | Word |  | Bit | Word | $\begin{aligned} & \text { MVodule } \\ & \text { U } \square \square \square \end{aligned}$ |  |  |  |  |  |
| p | - | $\bigcirc$ | $\bullet$ | - | - | - | - | - | - | SM0 | 2 |

GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | P | $\begin{aligned} & \quad \text { EN } \\ & =-\mathrm{PALL} \\ & -\mathrm{ENO} \end{aligned}$ |  |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| pn | Address number (pointer/label) of subroutine program. | Pointer/label |

NOTE The CALL instruction should not be used with the IEC editor because the subroutine structur is generated bx the GX IEC Developer.

## Functions Calling a subroutine program

## CALL Subroutine program call

The CALL instruction calls a subroutine program specified by a pointer Pxx in the GX Developer or by a label in the GX IEC Developer, respectively. The pointer (label) addresses of the A series range from $\mathrm{P}($ label $) 0$ to $\mathrm{P}($ label $) 255$. The pointer (label) addresses of the Q series and System Q range from $\mathrm{P}($ label $) 0$ to $\mathrm{P}($ label $) 4095$. Refer to the notes on programming pointer (label) addresses for the jump instructions (CJ, SCJ, JMP).

${ }^{1}$ Main routine program
${ }^{2}$ Subroutine program

The CALL instruction calls a subroutine program specified by pointer (label) addresses. In total, up to 5 subprogram nesting levels for the A series and 16 subprogram nesting levels for the $Q$ series can be addressed.
Devices that were set during the execution of a subroutine program remain set, even if the routine is not executed any longer. In order to reset these devices the FCALL instruction has to be applied.

Operation Errors

In the following cases an operation error occurs and the error flag is set:

- After execution of a CALL instruction an END, FEND, GOEND, or STOP instruction is executed, without a prior RET instruction ( $Q$ series and System Q = error code 4211).
- A RET instruction is executed before a CALL instruction ( $Q$ series and System Q = error code 4212).
- More than 5 nesting levels (A series) or 16 nesting levels ( $Q$ series) are executed ( Q series and System Q = error code 4210).
- There is no subroutine program stored at the specified pointer/label ( Q series and System Q = error code 4210).
- A CALL instruction specifies a pointer (label) address beyond of P(label)255 (A series).
- The sub routine is exited via a JMP instruction before executing a RET instruction (A series).

Program
Example
Example
CALL
While X20 is set, the following program executes the subroutine program at pointer/label $P$ _0.

| MELSEC Instruction List |  |  |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | LD <br> CALL <br> INC FEND | $\begin{aligned} & x_{20} \\ & \mathrm{P}_{0} \\ & \mathrm{D} 1 \end{aligned}$ |  |  |  |
| $\overline{\mathrm{P} 0:} \mathrm{MELSEC}$ | LD <br> SET RET END |  |  | $\underbrace{\text { FEND }-M \text { M }}_{\text {EN }}$ |  |
|  |  |  | P_0 |  |  |

NOTE
In MELSEC-mode, the FEND, END, and RET instructions have to be programmed by the user. After the program organization unit has been processed no further one will be executed because it would follow the FEND instruction.

Alternatively to this programming, the IEC editor can be used. In that case the FEND instruction would be set by the compiler of the GX IEC Developer automatically.

### 7.6.4 RET

## CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

Devices
MELSEC A

${ }^{1}$ Refer to section "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.

Devices MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | Error Flag | $\begin{aligned} & \text { Number } \\ & \text { of steps } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10 Direct $\square$ |  | Special <br> Function Module U■G■ | Index Register Zn | Constant | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
|  | - | - | - | - | - | - | - | - | - | SM0 | 1 |

GX IEC Developer

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: |
| MELSEC |  |  |
|  |  |  |

GX
Developer


## Variables

| Set Data | Meaning | Data Type |
| :---: | :--- | :---: | :---: |
| - | - | - |

## Functions End of subroutine program

## RET Return to main program

The RET instruction marks the end of a subroutine program. The program jumps back to the program step, that is specified after the CALL, FCALL, ECALL, or EFCALL instruction.

${ }^{1}$ Main routine program
${ }^{2}$ Subroutine program

NOTE Between a RET instruction in the subroutine program and the END instruction in the main routine program, a NOP instruction has to be programmed, because otherwise the CPU will not process the program properly ( $A$ series only).

In the MELSEC-mode the FEND, END, and RET instructions have to be programmed by the user. After the program organization unit has been processed no further one will be executed because it would follow the FEND instruction.
Alternatively to this programming, the IEC editor can be used. In that case the FEND instruction would be set by the compiler of the GX IEC Developer automatically.

Operation In the following cases an operation error occurs and the error flag is set:
Errors - After execution of a CALL instruction an END, FEND, GOEND, or STOP instruction is executed, without a prior RET instruction (Q series and System Q = error code 4211).

- A RET instruction is executed before a CALL instruction ( $Q$ series and System $Q=$ error code 4212).


### 7.6.5 FCALL, FCALLP

## CPU

| AnS | AnN | AnA (S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\bullet^{1}$ | $\bullet^{1}$ | $\bullet$ | $\bullet$ |

${ }^{1}$ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.

## Devices

MELSEC Q


GXIEC
Developer
MELSEC Instruction List

NOTE $\quad$ These instructions are not available in GX IEC Developer.
GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| pn | Address number (pointer/label) of subroutine program. | Pointer/label |

## Functions Resetting outputs in subroutine programs

FCALL Resetting outputs (in conjunction with CALL instruction)
On resetting the execution condition for the FCALL instruction, the contacts and coils in the subroutine program specified in $p$ (pointer/label) are treated as if the execution condition of the according instruction was not set.

${ }^{1}$ Main routine program
${ }^{2}$ Subroutine program

The condition of coils and contacts after execution of the FCALL instruction or the respective condition of coils and contacts with the according execution condition not set is listed below:

| Instruction | Condition of contacts and coils |
| :---: | :---: |
| OUT instruction | All contacts and coils, designated by the OUT instruction are reset. |
| SET instruction | All contacts and coils, designated by these instructions remain their condition. |
| RST instruction |  |
| SFT instruction |  |
| Basic instructions |  |
| Application instructions |  |
| PLS instruction | All contacts and coils, designated by these instructions adopt a condition as if the execution conditions of the instructions were not set. |
| Instructions generating an output pulse |  |
| Setting values of low- and high-speed timers | The setting values are reset to 0 . |
| Setting values of retentive timers | The setting values remain set. |
| Setting values of counters |  |

The FCALL instruction is used in conjunction with a CALL instruction.

The following diagrams show a program, applying the CALL and FCALL instructions. The diagrams on the right show the signal condition of several contacts designated by several several instructions. The diagram on the top right shows the contact conditions without applying an FCALL instruction. The diagram on the bottom right shows the contact conditions applying an FCALL instruction.

If only the CALL instruction is applied, the conditions of contacts and coils designated in a subroutine program are remained after resetting the execution condition of the CALL instruction (see diagram on top right)
If the FCALL instruction is applied, the conditions of contacts and coils designated in a subroutine program are reset after resetting the execution condition of the FCALL instruction (see diagram on bottom right). The same applies to coils and contacts designated by an OUT or PLS instruction, or by a pulse generating instruction.

${ }^{1}$ Forced OFF by FCALL instruction

The FCALL instruction calls a subroutine program specified via the pointer address (label). In total up to 16 nesting levels can be programmed.

Operation Errors

In the following cases an operation error occurs and the error flag is set:

- After execution of an FCALL instruction an END, FEND, GOEND, or STOP instruction is executed, without a prior RET instruction ( $Q$ series and System $Q=$ error code 4211).
- A RET instruction is executed before an FCALL instruction ( $Q$ series and System $Q=$ error code 4212).
- More than 16 nesting levels are executed ( $Q$ series and System $Q=$ error code 4213).
- There is no subroutine program stored at the specified pointer/label ( $Q$ series and System $Q=$ error code 4210).


## Program Example

FCALL
While X20 is set, the following program executes the subroutine program at pointer address (label) P_0. If X20 is reset, the FCALL instruction resets the output Y11 as well (1).
MELSEC Instruction List

### 7.6.6 ECALL, ECALLP

## CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\boldsymbol{\bullet}^{1}$ |

${ }^{1}$ Not available for Q00JCPU, Q00CPU and Q01CPU

Devices MELSEC Q

${ }^{1}$ Annunciators (F) cannot be used

GX IEC
Developer


NOTE
These instructions are not available in GX IEC Developer.

## GX <br> Developer



Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| File name | Name of progarm file containing the subroutine program. | Character string |
| pn | Address number (pointer/label) of subroutine program. | Pointer/label |
| s1 to s5 | Device number that passes to subroutine | Bit <br> BIN16-bit <br> BIN 32-bit |

## Functions Calling a subroutine program in a program file

## ECALL Subroutine program call

The ECALL instruction calls a subroutine program specified by pointer address (label) in a program file specified by a file name. The pointer address (label) ranges from P (label)0 to P (label)4095. Refer to the notes on programming pointer (label) addresses for the jump instructions (CJ, SCJ, JMP).

${ }^{1}$ Main routine program (file name: MAIN)
${ }^{2}$ Subroutine program (file name: ABC)

Only files stored in internal memory (drive 0) can be specified by the file name.
When calling program files no file extension is required.
The ECALL instruction calls a subroutine program specified via the pointer address (label). In total up to 16 nesting levels can be programmed. However, this 16 levels is the total number of levels in the CALL, FCALL, ECALL, and EFCALL instructions.

Devices that were set during the execution of a subroutine program remain set, even if the routine is not executed any longer. In order to reset these devices the EFCALL instruction has to be applied.
When function devices (FX, FY, FD) are used by a sub-routine program, specify a device with s1 through s5 corresponding to the function device. Prior to execution of the sub-routine program, bit data is transmitted to FX, and word data is transmitted to FD. After the execution of the sub-routine program, the contents of FY and FD are transmitted to the corresponding device.

The amount of data which can be moved to a function register FD depends on the devices specified in s1 through s5: Up to 2 words of constants, Index registers or digit designated bit devices or up to 4 words of word devices can be stored. For example, if the device D0 is designated in s2, the registers D0, D1, D2 and D3 will be stored in FD1.

The number of function devices used by sub-routine programs must be identical to the number of devices handed over by the ECALL instruction in s1 through s5.

The function devices must be identical to the types of devices handed over by the ECALL instruction.

The devices specified in s1 through s5 must not overlap.

Operation In the following cases an operation error occurs and the error flag is set:

## Errors

- After execution of an ECALL instruction an END, FEND, GOEND, or STOP instruction is executed, without a prior RET instruction (error code 4211).
- A RET instruction is executed before an ECALL instruction (error code 4212).
- More than 16 nesting levels are executed (error code 4213).
- A function device (FX, FY, or FD) is specified in s1 to s5 (error code 4101)
- There is no subroutine program stored at the specified pointer/label (error code 4210).
- The specified program file does not exist (error code 4210).
- The specified program file cannot be executed (error code 2411).

ECALL
While X20 is set, the following program executes the subroutine program at pointer/label P_0 in the program file " ABC ".


### 7.6.7 EFCALL, EFCALLP

## CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\boldsymbol{\bullet}^{1}$ |

${ }^{1}$ Not available for Q00JCPU, Q00CPU and Q01CPU

Devices MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | Error Flag | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10 Direct J■ |  | Special Function Module | Index Register Zn | Constant | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| p | - | - | - | - | - | - | - | - | - | SMO | 3 |
| s1 | ${ }^{1}$ | $\bullet$ | $\bullet$ | $\bigcirc$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - |  |  |
| s2 | ${ }^{1}$ | $\bullet$ | $\bullet$ | $\bigcirc$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - |  |  |
| s3 | ${ }^{1}$ | $\bullet$ | $\bullet$ | $\bigcirc$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - |  |  |
| s4 | ${ }^{1}$ | $\bullet$ | $\bullet$ | $\bigcirc$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - |  |  |
| s5 | $\bullet^{1}$ | - | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - |  |  |

${ }^{1}$ Annunciators (F) cannot be used

## GX IEC

 DeveloperMELSEC Instruction List

NOTE
These instructions are not available in GX IEC Developer.

GX
Developer $\square$

Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| file name | Name of program file containing the subroutine program. | Character string |
| pn | Address number (pointer/label) of subroutine program. | Pointer/label |
| s1 to s5 | Device number that passes to subroutine | Bit <br> BIN16-bit <br> BIN 32-bit |

## Functions Resetting outputs in subroutine programs in program files

 EFCALL Resetting outputs (in conjunction with ECALL)On resetting the execution condition for the EFCALL instruction, the contacts and coils in the subroutine program specified in $p$ (pointer/label) are treated as if the execution condition of the according instruction was not set.

The EFCALL instruction executes subroutine programs, that are located within a different program file from that one calling them.
The condition of coils and contacts after execution of the EFCALL instruction or the respective condition of coils and contacts with the according execution condition not set is listed below:

| Instruction | Condition of contacts and coils |
| :---: | :---: |
| OUT instruction | All contacts and coils, designated by the OUT instruction are reset. |
| SET instruction | All contacts and coils, designated by these instructions remain their condition. |
| RST instruction |  |
| SFT instruction |  |
| Basic instructions |  |
| Application instructions |  |
| PLS instruction | All contacts and coils, designated by these instructions adopt a condition as if the execution conditions of the instructions were not set. |
| Instructions generating an output pulse |  |
| Setting values of low- and high-speed timers | The setting values are reset to 0 . |
| Setting values of retentive timers | The setting values remain set. |
| Setting values of counters |  |

The EFCALL instruction is used in conjunction with a CALL instruction.

The following diagrams show a program applying the ECALL and EFCALL instructions.


The EFCALL instruction calls a subroutine program specified via the pointer address (label). In total up to 16 nesting levels can be programmed. However, this 16 levels is the total number of levels in the CALL, FCALL, ECALL, and EFCALL instructions.

Devices that were set during the execution of a subroutine program remain set, even if the routine is not executed any longer. In order to reset these devices the EFCALL instruction has to be applied.

When function devices (FX, FY, FD) are used by a sub-routine program, specify a device with s1 through s5 corresponding to the function device. Prior to execution of the sub-routine program, bit data is transmitted to FX, and word data is transmitted to FD. After the execution of the sub-routine, the contents of FY and FD are transmitted to the corresponding device.

The amount of data which can be moved to a function register FD depends on the devices specified in s1 through s5: Up to 2 words of constants, Index registers or digit designated bit devices or up to 4 words of word devices can be stored. For example, if the device D0 is designated in s2, the registers D0, D1, D2 and D3 will be stored in FD1.

The number of function devices used by sub-routine programs must be identical to the number of devices handed over by the ECALL instruction in $s 1$ through $s 5$.

The function devices must be identical to the types of devices handed over by the ECALL instruction.

The devices specified in s1 through s5 must not overlap.

## Operation Errors

Program
Example

In the following cases an operation error occurs and the error flag is set:

- After execution of an EFCALL instruction an END, FEND, GOEND, or STOP instruction is executed, without a prior RET instruction (error code 4211).
- A RET instruction is executed before an EFCALL instruction (error code 4212).
- More than 16 nesting levels are executed (error code 4213).
- There is no subroutine program stored at the specified pointer/label (error code 4210).
- A function device (FX, FY, or FD) is specified in s1 to s5 (error code 4101)
- The specified program file does not exist (error code 4210).
- The specified program file cannot be executed (error code 2411).

EFCALL
While X20 is set, the following program executes the subroutine program at pointer address (label) $P$ _0 in the program file "ABC". If X20 is reset, the EFCALL instruction resets the output Y11 as well (1).


### 7.6.8 CHG

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\boldsymbol{\bullet}^{1}$ | $\boldsymbol{\bullet}^{2}$ | $\boldsymbol{\bullet}^{3}$ |  |  |

${ }^{1}$ A3N CPUs only
${ }^{2}$ A3A CPUs only
${ }^{3}$ A3U CPUs only

Devices
MELSEC A

| Usable Devices |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 짛 | Carry Flag <br> M9012 | $\begin{array}{\|l\|} \hline \begin{array}{l} \text { Error } \\ \text { Flag } \end{array} \\ \hline \text { M9010 } \\ \text { M9011 } \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit Devices |  |  |  |  |  |  | Word Devices (16-bit) |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | $\begin{array}{\|c\|} \hline \text { Level } \\ \hline \mathrm{N} \\ \hline \end{array}$ |  |  |  |  |  |
| X | Y | M | L | S | B | F | T | C | D | W | R | AO | A1 | Z | V | K | $\underset{(16 \#)}{\mathbf{H}}$ | P | I |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 1 |  |  |  |

GX IEC Developer

| MELSEC Instruction List |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: |
| MELSEC | CHg | $\mathrm{EN}^{\text {CHg } \mathrm{ENO}_{2}}$ | CHG_M |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :---: | :--- | :--- | :---: |
| - | - | - |

## Functions Switching between MAIN and SUB program

## CHG Switch instruction

With the input condition set, the CHG instruction enables switching between MAIN and SUB programs. Switching is performed after processing timers, counters, and self diagnostics.
Refer to chapter 7.6 .9 of this manual for functions and application of the SUB program parts.


[^47]
## Switching between MAIN and SUB program part

## CHG Using an A3 $\square$ CPU

With an A3 $\square$ CPU the CHG instruction is only executed with leading edge from the input condition. The operation result of the input condition depends on the status of the internal relay M9050. The function of the CHG instruction therefore changes depending on the status of M9050.

An A3 NCPU does not support the internal relay M9050. It processes data as if M9050 was set.
The following upper diagram shows a programmed CHG instruction. This program part is located prior to an END or FEND instruction within a MAIN or SUB program.

The bottom diagrams show the corresponding signal conditions. The signal conditions on the bottom left correspond to the internal relay M9050 not set. The signal conditions on the bottom right correspond to M9050 set. The following table shows processing depending on the operation status of X0.


The execution of the CHG instruction in the MAIN sequence is indicated 13, the MAIN sequence is indicated 14, the subsequence is indicated 15, and the execution of the CHG instruction is indicated 16.

| Status of X0 | Status of M9050 |  |
| :---: | :--- | :--- |
|  | OFF | ON |
| 0 | No switching between MAIN and SUB sequence <br> programs (4, 5, 11). | No switching between MAIN and SUB sequence <br> programs (4, 5, 11). |
| 1 | The CHG instruction is executed every scan and <br> switches between MAIN and SUB sequence <br> programs (2, 3, 7, 8, 9, 10). | The MAIN sequence program is only switched to <br> the SUB sequence program, then back to the <br> MAIN sequence program on the first leading <br> edge from X0 (2). |
|  | Switching between MAIN and SUB sequence <br> programs (1, 6, 12). | Switching between MAIN and SUB sequence <br> programs (1, 6, 12). |

After execution of the CHG instruction END processing is performed for the current program. Processing starts from step 0 of the other program. The GX IEC Developer automatically switches over at the end of the MAIN or SUB sequence.

## CHG instruction in conjunction with a PLS instruction <br> CHG Using an A3 $\square$ CPU

With an A3 $\square$ CPU the functions of the PLS instruction depends on the status of the internal relay M9050.
An A3 NCPU does not support the internal relay M9050. It processes data as if M9050 was set.
The following upper diagram shows a programmed PLS instruction. This program part is located at the beginning (step 0) of the MAIN or SUB sequence.

The bottom diagrams show the corresponding signal conditions. The signal conditions on the bottom left correspond to the internal relay M9050 not set. The signal conditions on the bottom right correspond to M9050 set. The following table shows processing depending on the operation status of XO .


Processing of the MAIN sequence is indicated 1, processing of the SUB sequence is indicated 2 , and one program scan is indicated 3.

| Status of X0 | Status of M9050 |  |
| :---: | :--- | :--- |
|  | OFF | ON |
| 0 | M0 is not set. | M0 is not set. |
| 1 | M0 is only set during the first scan after <br> switching by the CHG instruction. | M0 is only set during the first scan of the SUB <br> sequence program selected by the CHG <br> instruction executed after X0 is switched ON. |
| $0 \rightarrow 1$ | M0 is only set during one scan. | M0 is only set during one scan. |

## CHG instruction in conjunction with a pulsed instruction (xP) CHG Using an A3 $\square$ CPU

With an A3 $\square$ CPU the function of a pulsed instruction ( xP ) depends on the status of the internal relay M9050.

An A3 NCPU does not support the internal relay M9050. It processes data as if M9050 was set.
The following upper diagram shows a programmed pulsed instruction. This program part is located at the beginning (step 0) of the MAIN or SUB sequence.

The bottom diagrams show the corresponding signal conditions. The signal conditions on the bottom left correspond to the internal relay M9050 not set. The signal conditions on the bottom right correspond to M9050 set. The following table shows processing depending on the operation status of XO .


Processing of the MAIN sequence is indicated 1, processing of the SUB sequence is indicated 2 , and one program scan is indicated 3.

| Staus of X0 | Status of M9050 |  |
| :---: | :--- | :--- |
|  | OFF | ON |
| 0 | The MOVP instruction is not executed. | The MOVP instruction is not executed. |
| 1 | The MOVP instruction is only executed during <br> the first scan after switching by the CHG <br> instruction. | The MOVP is only executed during the first scan <br> of the SUB sequence program selected by the <br> CHG instruction executed after X0 is switched <br> ON. |
| $0 \rightarrow 1$ | The MOVP instruction is executed once. | The MOVP instruction is executed once. |

## CHG instruction and counting of counters

CHG Using an A3 $\square$ CPU
With an A3 $\square$ CPU the function of counters depends on the status of the internal relay M9050, provided that all other input conditions remain set.
An A3 NCPU does not support the internal relay M9050. It processes data as if M9050 was set.
The following upper diagram shows a programmed counter instruction. This program part is located at the beginning (step 0) of the MAIN or SUB sequence.
The bottom diagrams show the corresponding signal conditions. The signal conditions on the bottom left correspond to the internal relay M9050 not set. The signal conditions on the bottom right correspond to M9050 set. The following table shows processing depending on the operation status of XO .


Processing of the MAIN sequence is indicated 1, processing of the SUB sequence is indicated 2 , the contact of CO is indicated 3 , the current value of CO is indicated 4 , and one program scan is indicated 5.

| Status of X0 | Status of M9050 |  |  |
| :---: | :--- | :--- | :---: |
|  | OFF | ON |  |
| 0 | The current value of the counter is not changed. | The current value of the counter is not changed. |  |
| 1 | The current value of the counter is incremented <br> by 1, after END (FEND, CHG) is executed during <br> the first scan of the program selected by the <br> CHG instruction. | The current value of the counter is incremented <br> by 1, after END (FEND, CHG) is executed during <br> the first scan of the program selected by the <br> CHG instruction executed after X0 is switched <br> ON. |  |
|  | The current value of the counter is incremented <br> by 1, after END (FEND, CHG) is executed. | The current value of the counter is incremented <br> by 1, after END (FEND, CHG) is executed. |  |

## CHG instruction and timing of timers

All CPUs capable of processing the CHG instruction supply two different storage areas for timer setting values. One for the MAIN sequence and one for the SUB sequence. Hence, timers are only processed due to the currently processed storage area (MAIN/SUB).
The setting values of timers currently not in use are reset to 0 in the according storage area. A setting value of 0 corresponds to an infinite value, so the timer will never expire.

If after starting a timer the storage area is switched from MAIN/SUB via the CHG instruction, the timer is not processed in the program part being switched over. This is because the timer was programmed in the suspended program and its timer setting is regarded as 0 in the current program being switched to. After switching back to the suspended program the timer processing is continued. The timer expires if the current value is greater than the setting value or less than 0 . When the timer has expired, the timer contact is switched ON.

## CHG instruction and processing of OUT instructions

All CPUs capable of processing the CHG instruction switch the output contacts depending on the currently processed program part.

The output contacts retain their status after switching from the current to a different program part (MAIN/SUB area). Their status even remains unchanged, if the input conditions change.
The following upper diagram shows a programmed OUT instruction. This program part is located in the MAIN storage area. The output Y70 is not used in the SUB storage area.


The bottom diagram shows the signal conditions. Processing of the MAIN area is indicated 1, processing of the SUB area is indicated 2.

While processing the MAIN area, the output Y70 is switched ON/OFF depending on the input condition of XO. While processing the SUB area, the status of $Y 70$ even remains unchanged if the input condition changes.

## Program

## Example 1

## CHG (A3 $\square \mathrm{CPU})$

For accurate operation of the CHG instruction the operation result of one program scan must be compared to the previous scan. For this reason, the internal relay M9050 must be set prior to the CHG instruction in order to load the operation result of the previous scan from the buffer memory into the main memory.

Since the CHG instruction is only executed by an A3 $\square$ CPU with set input condition, programs must be written according to the following structure. The program on the left is located in the MAIN storage area, the program on the right is located in the SUB storage area.
The internal relay M9036 is always set.


NOTE When modifying a SUB program during MAIN program run or vice versa, the internal relays M9051, M9056, and M9057 must be used to disable the CHG instruction so that the CHG instruction cannot switch the currently running program to the program currently being corrected.

Thus, during an online change in the SUB area the MAIN area is not processed. With GX IEC Developer and GX Developer accurate programming is achieved automatically.

## Program

## Example 2

## CHG (A3N CPU)

Since the CHG instruction is only executed by an A3N CPU with set input condition, programs must be written according to the following structure. The program on the left is located in the MAIN storage area, the program on the right is located in the SUB storage area.


Program

## Example 3

CHG (A3H CPU)
Programs must be written according to the following structure. The program on the left is located in the MAIN storage area, the program on the right is located in the SUB storage area.


### 7.6.9 SUB, SUBP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ |  |  |  |  |

Devices
MELSEC A


GX IEC
Developer

| MELSEC Instruction List |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: |
| MELSEC | SUB |  |  |

GX
Developer


## Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $n$ | Address of microcomputer program to be called. | Address |

## Functions Microcomputer program call

## SUB Calling a microcomputer program

The SUB/SUBP instruction calls a microcomputer program created by a user.
If the input condition is set, the SUB instruction calls the microcomputer program located at the address " n ".

After execution of the microcomputer program the sequence program is processed from the program step on following the SUB/SUBP instruction.

The SUB/SUBP instruction may be programmed in the sequence program of the MAIN and SUB areas.
$\square$
${ }^{1}$ Parameter
${ }^{2}$ Setting value of timer and counter
${ }^{3}$ Microcomputer program
${ }^{4}$ Sequence program area
${ }^{5}$ Microcomputer program area
${ }^{6}$ MAIN or SUB storage area

Within one microcomputer program area several programs may be created.


[^48]| NOTE | Among the dedicated instructions for AnA, AnAS, and AnU CPUs the SUB instruction <br> determines a 16-bit constant in the instruction block. |
| :--- | :--- |
|  | Refer to chapter 10 of this manual for further details on microcomputer programs. |
| Operation | In the following cases an operation error occurs and the error flag is set: |
| Errors | - The maximum capacity of the microcomputer program is exceeded. |
|  | - The address specified by n exceeds the relevant device range. |

NOTE The processing time of a microcomputer program called by one SUB(P) instruction must not exceed 5 ms . If it exceeded 5 ms , it would conflict with the sequence program and the PLC would not run accurately.

If a microcomputer program is to be executed that needs more than 5ms processing time, it has to be split into several blocks that are called consecutively. This method can shorten the processing time of a microcomputer program called by one SUB instruction.

### 7.6.10 IX, IXEND

## CPU

| AnS | AnN | AnA, AnAS | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\bullet^{1}$ | $\bullet^{1}$ | $\bullet$ | $\bullet$ |

${ }^{1}$ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.

Devices MELSEC Q

${ }^{1}$ The IX instruction requires two steps; the IXEND instruction requires one step.
GX IEC Developer


## GX <br> Developer

|  | $\left[\begin{array}{lll}1 \times & s & \\ \hline & & \\ \hline & & \\ \text { [IXEND } & \end{array}\right]$ |
| :--- | :--- | :--- | :--- |

Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | First number of device storing data for index qualification. | BIN 16-bit |

## Functions

## Index qualification of entire program parts

## IX, IXEND Index qualification instruction

The instructions IX and IXEND are supported only in MELSEC mode in the GX IEC Developer. The IX and IXEND instructions perform index qualification on those devices in the program part located between the IX and IXEND instructions.

On index qualification, decimal values from an index table (s) are added to the device numbers. This new address in hexadecimal format becomes the valid address for further processing. Each device specified in $s$ is assigned a specific type of device, on which the addition is applied. The following diagrams illustrate index qualification:


The value in D100 (8) is added to the timer address TS495. The new address is TS49D.
The value in D101 (5) is added to the counter address CS270. The new address is CS275.
The value in D102 (2) is added to the addresses of the inputs X1 and X19. The new addresses are X 3 and X 1 B .

The value in D103 (10) is added to the addresses of the outputs Y24 and Y40. The new addresses are Y2E and Y4A.
The value in D104 (16) is added to the addresses of the internal relays M6 and M62. The new addresses are M16 and M72.

The value in D106 (16) is added to the address of the link relay B20. The new address is B30. The value in D108 (1) is added to the register address D0. The new address is D1.

PLS, PLF, and pulsed instructions that are executed once only on set input condition, cannot be addressed by index qualification via the IX/IXEND instruction

In cases where the new address, resulted from the addition exceeds the relevant address range, the instruction cannot be processed accurately.

If the IX and IXEND instructions are executed during a change between program sequences in the online mode (modifying in RUN mode) the instruction cannot be processed neither.
The values added to the addresses of word devices of which each bit can be accessed are stored as binary data. The initial addresses of the devices these values are specified for are stored in s.

In a program, between the IX and the IXEND instruction no index qualification can be performed.

When a program is expanded, the indexed addresses of devices in a program part located between the IX and the IXEND instruction are transformed to addresses using index registers $(\mathrm{Zn})$. The assignment of indexed addresses to the corresponding index registers is shown below:

| S | Device | Index Register | S | Device | Index Register |
| :---: | :---: | :---: | :---: | :---: | :---: |
| S | Qualification value of timer (T) | Z0 | S+8 | Qualification value of data register (D) | Z8 |
| s+1 | Qualification value of counter (C) | Z1 | s+9 | Qualification value of link register (W) | Z9 |
| s+2 | Qualification value of input (X) | Z2 | S+10 | Qualification value of file register ( R ) | Z10 |
| s+3 | Qualification value of output (Y) | Z3 | S+11 | Qualification value of buffer register I/O (U) | Z11 |
| s+4 | Qualification value of internal relay (M) | Z4 | S+12 | Qualification value of buffer register (G) | Z12 |
| s+5 | Qualification value of latch relay (L) | Z5 | s+13 | Qualification value of network numbers of link devices with direct access (J) | Z13 |
| s+6 | Qualification value of link relay (B) | Z6 | S+14 | Qualification value of file register (ZR) | Z14 |
| s+7 | Qualification value of edge relay (V) | Z7 | S+15 | Qualification value of pointer (label) | Z15 |

The Index Registers Z10 to Z15 are not available for the Q00JCPU, Q00CPU, and Q01CPU.

Depending on the programming software used the user has to add the index registers in the sequence program between the IX and the IXEND instructions manually.

Example


The index registers used between the IX and the IXEND instructions (Z0 to Z15) do not affect the index registers used by other instructions elsewhere in the program.

NOTE For index qualification program parts, peripheral devices must be started up in general purpose mode and program expansion must be performed (Q-series only).
If peripheral devices are started up by a Q2A, Q2A-S1, Q3A or Q4A CPU and index qualification program parts are created by the IX and IXEND instruction accurate processing is not possible.
When using the IX and IXEND instructions in both a normal sequence program and an interrupt sequence program, establish an interlock to avoid simultaneous execution. Disable interrupts between the IX and the IXEND instructions.

Operation In the following cases an operation error occurs and the error flag is set:
Errors

- The IX and IXEND instructions are not programmed in conjunction (error code 4231).
- After execution of the IX instruction an END, FEND, GOEND or STOP instruction is executed before the IXEND instruction is executed (error code 4231).


## Program <br> Example

IX, IXEND
The following program processes the program loop between IX and IXEND for 10 times. With each loop the device numbers programmed within the loop are increased by 1 . The table below shows the registers containing the values of the corresponding devices to be added. In addition the changes in the device numbers for the 1st, 2nd, and 10th loop are shown.

| MELSEC Instruction List |  |  |
| :---: | :---: | :---: |
| MELSEC | LD <br> FMOV <br> FOR <br> IX <br> LD <br> OR <br> ANI <br> OUT <br> SET <br> LD <br> AND <br> mOV <br> XXEND <br> LD <br> 日K+ <br> NERT | SM400 <br> KD <br> D100 <br> K7 <br> K10 <br> D100 <br> 80 <br> Y30 <br> $\times 30$ <br> Y30 <br> MO <br> D0 010 <br> TS3 <br> CS4 <br> K 1 D 40 <br> D40 <br> SM400 <br> D100 <br> K1 <br> D100 <br> K7 |


| D | Device | Device number change / loop |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1. | 2. | 3. | 10. |
| D100 | Qualification value of timer (T) | T3 | T4 | T5 | TC |
| D101 | Qualification value of counter (C) | C4 | C5 | C6 | CD |
| D102 | Qualification value of input (X) | X10 | X11 | X12 | X19 |
| D103 | Qualification value of output (Y) | Y30 | Y31 | Y32 | Y39 |
| D104 | Qualification value of internal relay (M) | M0 | M1 | M2 | M9 |
| D106 | Qualification value of link relay (B) | B0 | B1 | B2 | B9 |
| D108 | Qualification values of data registers (D) | D0 | D1 | D2 | D9 |
|  |  | D10 | D11 | D12 | D19 |
|  |  | D40 | D41 | D42 | D49 |

### 7.6.11 IXDEV, IXSET

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

Devices
MELSEC Q

${ }^{1}$ The IXDEV instruction requires one step; the IXSET instruction requires three steps.

GX IEC
Developer


GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $p$ | First number of device (pointer/label only) storing data for index qualification. | Pointer/label |
| $d$ | First number of device storing indexed addresses of devices. | BIN 16-bit |

## Functions <br> Storing indexed device numbers in an index qualification table IXDEV/IXSET Instruction for writing to an index table

The instructions IXDEV and IXSET are supported in the GX Developer or in MELSEC mode in the GX IEC Developer only.

The IXDEV and IXSET instructions read the addresses of the devices in the offset designation area and write these offset numbers to an index table in the device designated by d .

Refer to the instructions IX and IXEND for the assignment of device types to their corresponding registers.

If a device type is not assigned in the offset designation the value 0 is stored in the index table.
The single bits of word devices are processed as dummy contact, i.e. only the address of a single bit can be read and written to the intex table. In order to address the dummy the corresponding bit is specified. Bit 0 (b0) in data register D0 is addressed D0.0. For bit designation in a 16-bit data word the hexadecimal values 0 through $F$ are used.
Reading in the offset values applies as follows:

- Reading in the devices: $\mathrm{T} \square, \mathrm{C} \square, \mathrm{X} \square, \mathrm{Y} \square, \mathrm{M} \square, \mathrm{L} \square, \mathrm{V} \square, \mathrm{B} \square$

The offset value indicated $\square$ is read in and written to the corresponding registers.

- Reading the devices: $\mathrm{D} \square . \mathrm{XX}, \mathrm{W} \square . \mathrm{XX}, \mathrm{R} \square . \mathrm{XX}^{1}$, U $\square \mathrm{G} \square . \mathrm{XX}^{1}$, $\mathrm{ZR} \square . \mathrm{XX}^{1}$

The offset value indicated $\square$ is read in and written to the corresponding registers.
The value indicated XX serves as variable for the bit designation.
${ }^{1}$ Not possible for Q00JCPU, Q00CPU, and Q01CPU

- Reading in the devices: J $\square / \mathrm{B} \square^{1}$, J $\square / \mathrm{W} \square^{1}, \mathrm{~J} \square / \mathrm{X} \square^{1}, \mathrm{~J} \square / \mathrm{Y} \square^{1}$

The offset value indicated $\square$ is read in and written to the corresponding registers.
If no offset value is to be written for the device following $\mathrm{J} \square$ /, this value is to be set to 0 .
${ }^{1}$ Not possible for Q00JCPU, Q00CPU, and Q01CPU

- On programming the IXSET instruction the offset value of the device $\mathrm{P} \square$ is designated directly via address (pointer/label).

If in the offset designation area two identical device types are specified, the offset value of the latter device is valid.

The IXDEV and IXSET instructions have to be programmed in conjunction.
The offset value of the device $\mathrm{ZR} \square$. XX may range from 0 to 32767 . The offset value is the remainder of the quotient of the device number divided by 32767 , and is written to the corresponding register.

For the dummy contacts in the offset designation area only LD and AND instructions are valid. All other instructions are ignored.
$\begin{array}{ll}\text { Operation } & \text { In the following cases an operation error occurs and the error flag is set: } \\ \text { Errors } & \text { The IXDEV and IXSET instructions are not programmed in conjunction (error code 4231). }\end{array}$

## Program <br> Example

## IXDEV, IXSET

The following program writes the addresses (offset values) of the dummy contacts in the offset designation area to the corresponding register. The offset value of the pointer/label is specified by the IXSET instruction. Refer to the instructions IX and IXEND for the assignment of device types to their corresponding registers.


### 7.7 Data table operation instructions

The operation instructions for data tables write and read data to and from a data table. Current data are written to the table and read out in a different order for further processing. In addition, these instructions enable deleting and inserting specific data blocks.

| Function | MELSEC Instruction in MELSEC Editor | MELSEC Instruction in IEC Editor |
| :---: | :---: | :---: |
| Write data to a data table | FIFW | FIFW_M |
|  | FIFWP | FIFWP_M |
| Read data entered first from data table | FIFR | FIFR_M |
|  | FIFRP | FIFRP_M |
| Read data entered last from data table | FPOP | FPOP_M |
|  | FPOPP | FPOPP_M |
| Delete specified data blocks from data table | FDEL | FDEL_M |
|  | FDELP | FDELP_M |
| Insert specified data blocks in data table | FINS | FINS_M |
|  | FINSP | FINSP_M |

### 7.7.1 FIFW, FIFWP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

Devices
MELSEC A

${ }^{1}$ Refer to section "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.

Devices MELSEC Q


GXIEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  |  |  | FIFIO_M | s.d |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | Data to be written to the data table or devices storing such data. | BIN 16-bit |
| $d$ | First number of data table. |  |

## Functions Writing data to a data table

## FIFW Instruction for data entry

The FIFW instruction writes data in a sequence specified by s to a data table. This table is specified by the address range in d and conducts data in the sequence of their entry. In the first address of the data range in d the total number of data records contained in the table is stored. Therefore, the value at this address is the position pointer for data to be recorded in the table. On each execution of the FIFW instruction this value is increased by 1 . Thus, following data are recorded from the address $\mathrm{d}+1$.


[^49]Prior to the first FIFW instruction the contents of the device specified in d have to be cleared.
The number of data records to be recorded and the address range of the data table have to be controlled on programming by the user.

For management of several data records in different data tables an application program should be used

Operation In the following case an operation error occurs and the error flag is set:
Errors

- The data table range of the FIFO table exceeds the relevant storage device range when executing the FIFW instruction (Q series and System $Q=$ error code 4101)


## Program

FIFWP

## Example 1

The following program specifies the storage range of the data table via the data registers R0 through R5. The initital address of the storage range (R0) contains the position pointer, indicating the number of stored data records. With leading edge from X10, data in D0 are stored at the next available storage position of the data table (R5).


[^50]
## Program

## Example 2

FIFWP
The following program specifies the storage range of the data table via the data registers D38 through D44. The initital address of the storage range (D38) contains the position pointer, indicating the number of stored data records. With leading edge from X1B, data at the inputs X20 through X2F are stored at the next available storage position of the data table (D44). The data table specified here stores at maximum 6 data records. Therefore, Y60 is programmed as a limiter of the FIFW instruction. The output is set, if the contents of D38 are greater than or equal to 6.


[^51]
### 7.7.2 FIFR, FIFRP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |

## Devices

MELSEC A

${ }^{1}$ Refer to section "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.

Devices MELSEC Q


GX IEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | $s$ $d$ | $\begin{aligned} & - \text { ENIFR_M }_{\text {ENO }} \\ & -\mathrm{S} \end{aligned}$ | FIFR_M | s.d |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | First number of device storing read out data. |  |
| $d$ | First number of data table. |  |

## Functions

## Reading data entered first from a data table

## FIFR Instruction for reading data entered first

The FIFR instruction reads data from a data table and stores them in a specified storage range. Reading the data begins with the first address $d+1$ after the position pointer. The data is transferred to the storage range specified by s .

The data in the data table are moved successively to the beginning of the table in order of their entry. All preceding data are cleared. After reading out, the value of the position pointer (first address in $d$ ) is decreased by 1.

${ }^{1}$ Data table
${ }^{2}$ Position pointer
${ }^{3}$ This register is reset to 0

NOTE Make sure this instruction is not executed, while $d$ (position pointer) contains the value 0.

Operation Errors

In the following cases an operation error occurs and the error flag is set:

- An FIFR instruction is executed while the position pointer contains the value 0 ( $Q$ series and System $Q=$ error code 4100 )
- The device table range exceeds the corresponding device range when executing the FIFR instruction (Q series and System Q = error code 4101)


## Program

## Example 1

FIFRP
With leading edge from X10, the following program reads the data value in R1 (first entered value) of the data table from R0 through R7 and stores the value in the register D0. At the beginning the value of the position pointer is 5 and after the execution 4. The preceding comparison operation avoids the execution of the FIFR instruction, if the position pointer (R0) contains the value 0 .


[^52]
## Program

## Example 2

FIFRP
With leading edge from X 1 C , the following program writes a value from D 0 to the data table from D38 through D43. If the value of the position pointer is 5 , the first value of the FIFO table is read and passed on to R0. This process is repeated with every leading edge from X1C.


[^53]
### 7.7.3 FPOP, FPOPP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

Devices
MELSEC Q


GX IEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | FPOP | $\stackrel{5}{5}$ |  | FPOP_M | s.d |

GX Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | First number of device storing read data. | BIN 16-bit |
| $d$ | First number of data table. |  |

## Functions Reading data entered last from a data table

FPOP Instruction for reading data entered last
The FPOP instruction reads data from a data table and stores them in a specified storage range. Reading the data begins with the last address $d+n$ in the data table. The data is transferred to the storage range specified by s .

The read address in the data table is reset to 0 . After reading out, the value of the position pointer (first address in d) is decreased by 1.

|  | 1 |  | 1 |  |
| :---: | :---: | :---: | :---: | :---: |
| d | 7 | d | 6 |  |
| d+1 | 1234 | d+1 | 1234 |  |
| d+2 | 5432 | d+2 | 5432 |  |
|  |  |  |  |  |
|  |  |  |  | $\longleftarrow 3$ |
|  | -1000 |  | -1000 |  |
| d+7 | -4321 | d+7 | 0 |  |
|  | 0 |  | 0 |  |
|  |  | - s | -4321 |  |

${ }^{1}$ Data table
${ }^{2}$ Position pointer
${ }^{3}$ This register is reset to 0

NOTE Make sure this instruction is not executed, while $d$ (position pointer) contains the value 0.

## Operation In the following cases an operation error occurs and the error flag is set: <br> Errors <br> - An FPOP instruction is executed while the position pointer contains the value 0 (error code 4100)

- The data table range exceeds the corresponding device range when executing the FPOP instruction (error code 4101).


## Program

## Example 1

FPOPP
With leading edge from X 10 , the following program reads the data value in R5 (value entered last) of the data table from R0 through R7 and stores the value in the register D0. At the beginning the value of the position pointer is 5 and after the execution 4. The preceding comparison operation avoids the execution of the FPOPP instruction, if the position pointer (R0) contains the value 0 .


[^54]
## Program

## Example 2

FPOPP
With leading edge from X 1 C , the following program writes a value from D 0 to the data table from D38 through D43. If the value of the position pointer is 5 , with leading edge from X1D the value in register D43 is read and passed on to R0.

${ }^{1}$ Data table
${ }^{2}$ Leading edge from X1C
${ }^{3}$ Leading edge from X1D
${ }^{4}$ Position pointer
${ }^{5}$ Current address range of data table

### 7.7.4 FDEL, FDELP, FINS, FINSP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

Devices MELSEC Q


GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | FDEL |  | $\begin{aligned} & \quad \text { ENDEL_M } \begin{array}{l} \text { ENO } \\ -\mathrm{s} \\ -\mathrm{s} \\ -\mathrm{n} \end{array} \mathrm{~d} \\ & \hline \end{aligned}$ | FDEL_M | s.n.d |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | Data to be inserted into the data table at a specified address or device storing <br> such data. <br> First number of device storing data to be deleted from a data table at a specified <br> address. | BIN 16-bit |
| d | First number of data table. |  |
| n | Number of address where data is to be inserted or deleted. |  |

## Functions Deleting and inserting specified data blocks in a data table

## FDEL Deleting specified data blocks

The FDEL instruction deletes the nth data block after the postion pointer from a data table specified by $d$ and stores this value in a device specified in $s$.

The data in the data table are shifted together after deletion of one data block. After reading, the value of the position pointer (first address in d) is decreased by 1.

${ }^{1}$ Data table
${ }^{2}$ For $n=3$ the data block $d+3$ is deleted.
${ }^{3}$ This register is reset to 0

## FINS/FINSP Inserting specified data blocks

The FINS instruction inserts a 16-bit data block specified by s at the nth position after the position pointer into the data table specified by d .
The data blocks following the inserting position are shifted on by one address. After inserting, the value of the position pointer (first address in d) is increased by 1.


[^55]Operation In the following cases an operation error occurs and the error flag is set:

## Errors

- The inserting position in d specified by $n$ via the FINS instruction exceeds the address range of existing data blocks plus 1 (error code 4101).
- The value of $n$ exceeds the device range of the table $d$ (error code 4101).
- The FDEL or FINS instruction was executed when $\mathrm{n}=0$ (error code 4100).
- The FDEL was executed when the value of d was 0 (error code 4100)
- The data table range exceeds the corresponding device range when the FDEL or FINS instruction is executed (error code 4100).


## Program

Example 1

## FDELP

When X 10 goes ON, the data from the 2nd position ( R 2 ) of the data table ranging from R 0 to $R 7$ will be deleted and the data stored in D0.

| MELSEC-Anweisungsliste |  |  | Kontaktplan |  |  | IEC-Anweisungsliste |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | LD FDELP | $\begin{aligned} & \mathrm{X} 10 \\ & \mathrm{DO} \\ & \mathrm{R0} \\ & \mathrm{~K} 2 \end{aligned}$ |  |  | Ro | $\begin{aligned} & \text { LD } \\ & \text { FDELP_M } \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{X} 10 \\ & \mathrm{DO}, 2, \mathrm{R} 0 \end{aligned}$ |
|  |  | R0 R1 R2 R3 R4 R5 R6 R | 1 <br> 5 <br> -123 <br> 4444 <br> 3210 <br> 1234 <br> 5432 <br> 0 <br> 0 |  | 1 <br> 5 <br> -123 <br> 3210 <br> 1234 <br> 5432 <br> 0 <br> 0 <br> 0 <br> 4444 |  |  |

[^56]Program
Example 2 The following program inserts the data at D0 at the 3rd position of the data table ranging from R0 to R7 when X10 goes ON.

${ }^{1}$ Data table
${ }^{2}$ Leading edge of X10

### 7.8 Buffer Memory Access Instructions

The following instructions access the buffer memory of special function modules. These instructions enable the CPU to exchange data with the according modules. The following table gives an overview of the instructions:

| Function | MELSEC instruction <br> in <br> MELSEC Editor | MELSEC instruction <br> in <br> IEC Editor |
| :---: | :---: | :---: |
|  | FROM | FROM_M |
|  | FROMP | FROMP_M |
|  | DFRO | DFRO_M |
|  | DFROP | DFROP_M |
| Writing data to a <br> special function module | TO | TO_M |
|  | TOP | TOP_M |
|  | DTO | DTO_M |
|  | DTOP | DTOP_M |

### 7.8.1 FROM, DFRO

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - |  |  | $\bigcirc$ |

## Devices

MELSEC A

${ }^{1}$ The digit designation can be specified K 1 to K 4 via a FROMP instruction and K 1 to K 8 via a DFROP instruction.
${ }^{2}$ Refer to section "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.

Devices MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { Error } \\ & \text { Flag } \end{aligned}$ | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\underset{\substack{\text { File } \\ \text { Register }}}{\text { and }}$ | MELSECNET/10 Direct J $\square$ |  | Special Function Module UCMG | IndexRegister Zn | $\begin{gathered} \text { Constant } \\ \mathbf{K}, \mathrm{H}(16 \#) \end{gathered}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  | U |  |  |
| n1 | - | $\bullet$ | - | - | $\bullet$ | $\bullet$ | $\bullet$ | - | $\bullet$ | SM0 | 5 |
| n2 | $\bullet$ | $\bullet$ | - | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - |  |  |
| d | - | - | - | - | - | - | - | - | - |  |  |
| n3 | - | $\bullet$ | $\bullet$ | - | - | $\bullet$ | $\bullet$ | - | - |  |  |

GX IEC Developer


GX Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $n 1$ | Head address of special function module on base unit. | BIN 16-bit |
| $n 2$ | First number of memory address area for data to be read. | BIN 16-/ 32-bit |
| $d$ | First number of memory address area of the CPU to be written to. | BIN 16-bit |
| $n 3$ | Number of data words to be read. |  |

## Functions Reading 1-word and 2-word data from a special function module

## FROM Reading 1-word data (16-bit)

The FROM instruction reads 1-word data from the buffer memory of a special function module and stores it in a specified memory address area of the CPU. The first address of data to be read is specified by $n 2$, the number of data words is specified by $n 3$, and the head address of the special function module, resulting from the position of the module on the base unit is specified by n 1 . The memory address area of the CPU storing the data is specified by d .

${ }^{1}$ Buffer memory of special function module
${ }^{2}$ Memory of the CPU

NOTE The FROM instruction can also be used to read data from shared memory of another station in a multi CPU system. Refer to chapter 9.6.2 for more details.

## DFRO Reading 2-word data (32-bit)

The DFRO instruction reads 2-word data from the buffer memory of a special function module. The first address of data to be read is specified by n2, the number of data words (2-multiple) is specified by n 3 , and the head address of the special function module is specified by n 1 . The memory address area of the CPU storing the data is specified by d .

${ }^{1}$ Buffer memory of special function module
${ }^{2}$ Memory of the CPU

NOTE
A OnA or a System Q CPU can also acess the buffer memory of special function modules directly. In this case the devices are specified as $U \square I G \square$ (U)(Headadress of the special function module)/G(Buffer memory adress)).

## Operation Errors

Program
Example 1

In the following cases an operation error occurs and the error flag is set:

- No signals have been exchanged with the special function module prior to the execution of the instruction (error code 1412).
- An error has occured in the special function module prior to the execution of the instruction (error code 1402).
- The I/O number specified by n 1 is not a special function module ( $Q$ series and System $Q=$ error code 2110)
- The number of data words specified in n3 exceeds the storage range of the device specified by d (Q series and System Q = error code 4101).
- The address specified by n2 exceeds the buffer memory range ( $Q$ series and System $Q=$ error code 4100)
- The address specified by n 2 is inaccurate (AJ71QC24) ( $Q$ series and System Q = error code 4100).
- A special function module cannot be accessed.


## FROMP

With leading edge from X0, the following program reads the digital values of channel CH 1 from address 10 of the buffer memory of an A68AD module. The memory address area of the module is 040 through 05F. The read data is stored in D0.


## Program

 Example 2DFROP
With leading edge from XO , the following program reads the x -axis data at the addresses 602 and 603 in the buffer memory of an AD71 module. The memory address area of the module is 040 through 05F. The read data is stored in D0 and D1.


NOTE The head address in n1 has to be specified as follows:
$n 1=10 \rightarrow$ head address $=1$
$n 1=20 \rightarrow$ head address $=2$

${ }^{1}$ Head address of special register: $\mathrm{n} 1=\mathrm{K} 4$ or H4

The program example 2 will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.8.2 TO, DTO, DTO, DTOP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - |  |  | $\bigcirc$ |

## Devices

MELSEC A

${ }^{1}$ The designation range of constant $s$ is: H0 through FFFF, K-32768 through 32767.
${ }^{2}$ The digit designation can be specified K1 to K4 via a TO(P) instruction and K1 to K8 via a DTO(P) instruction.
${ }^{3}$ Refer to section "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.

## Devices

MELSEC Q


GXIEC Developer


GX Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| n1 | Head address of special function module on base unit. | BIN 16-bit |
| n2 | First number of memory address area to be written to. |  |

## Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | Data to be written or first number of memory address area of the CPU storing <br> data to be written. | BIN 16-/32-bit |
| n3 | Number of data words to be written. | BIN 16-bit |

## Functions Writing 1-word and 2-word data to the buffer memory of a special function module

## TO Writing 1 -word data (16-bit)

The TO instruction writes 1 -word data from the memory of the CPU to the buffer memory of a special function module. The first address of the memory area data is to be written to is specified by n 2 , the number of data words is specified by n 3 , and the address of the special function module, resulting from the position of the module on the base unit is specified by n 1 . The first address of the memory address area the data is to be read from is specified by s.

${ }^{1}$ Memory of the CPU
${ }^{2}$ Buffer memory of special function module

## DTO Writing 2-word data (32-bit)

The DTO instruction writes 2-word data from the memory of the CPU to the buffer memory of a special function module. The first address of the memory area data is to be written to is specified by n 2 , the number of data words (2-multiple) is specified by n 3 , and the address of the special function module is specified by n 1 . The first address of the memory address area the data is to be read from is specified by s .


[^57]
## Operation Errors

In the following cases an operation error occurs and the error flag is set:

- No signals have been exchanged with the special function module prior to the execution of the instruction (error code 1412).
- An error has occured in the special function module prior to the execution of the instruction (error code 1402).
- The I/O number specified by n 1 is not a special function module ( $Q$ series and System $Q=$ error code 2110)
- The number of data words specified by n 3 exceeds the storage range of the device specified by ( Q series and System $\mathrm{Q}=$ error code 4101).
- The address specified by n2 exceeds the buffer memory range ( Q series and System $Q=$ error code 4100)
- The address specified by n 2 is inaccurate (AJ71QC24)
( Q series and System Q = error code 4100).
- A special function module cannot be accessed.


## Program

Example 1
TOP
With leading edge from XO , the following program sets the channels CH 1 and CH 2 on an A68AD module to execute A/D conversion. The special function module is at address 040 through 05F. The value 3 is written to the buffer memory at address 0 .


## Program

Example 2

## DTOP

With leading edge from XO , the following program resets the x -data values at the buffer memory addresses 41 and 42 of a AD71 module to 0 . The special function module is at address 040 through 05F.


NOTE The head address in n1 has to be specified as follows:
$n 1=10 \rightarrow$ head address $=1$
$n 1=20 \rightarrow$ head address $=2$

${ }^{1}$ Head address of special register: $\mathrm{n} 1=\mathrm{K} 4$ or H 4

The program example 2 will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.9 Display Instructions

The MELSEC Q and A series as well as the System Q supply several instructions that output ASCII characters at the outputs of an output module or on a LED display on the front panel of suitable CPU modules. In total, 7 different display instructions are supplied.

| Function | MELSEC instruction <br> in <br> MELSEC Editor | MELSEC instruction <br> in <br> IEC Editor |
| :---: | :---: | :---: |
|  | PR | PR_M |
|  | PRC | PRC_M |
| Display of <br> ASCII character and comments | LED | LED_M |
|  | LEDC | LEDC_M |
|  | LEDA | LEDA_M |
|  | LEDB | LEDB_M |
| Clear display | LEDR | LEDR_M |

NOTE Using an A3A, the LEDA and LEDB instructions cannot be processed directly as display instructions. Here, the instructions serve as start command for the Dedicated Application Instructions.

In order to use the functions of the LEDA and LEDB instructions with an A3A CPU, the sequence of the character string data has to be altered via the Dedicated Application Instructions of the AnA or AnAS CPUs. For details, refer to the separate programming manual for the AnA and AnAS series for details (Dedicated Instructions).

The LED display complies to the following priority:

1. Display of self diagnostics error
2. Display of CHK instruction
3. Display of number of annunciator $F$
4. Display of ASCII character via LED (A, B, C) instruction
5. BATTERY ERROR

Using an A3A CPU the priority can be freely changed. Refer to the manuals of the AnA series for further details.
If one of the first three displays is indicated, the execution of a display instruction does not change the current reading. If "BATTERY ERROR" is displayed, the reading on the display is changed when executing a LED $(A, B, C)$ instruction.

The diagram below illustrates the LED display after execution of a LED $(A, B, C)$ instruction.


On execution of a LED instruction (1) up to 16 characters (9) are displayed. After execution of a LEDA instruction (2) the first 8 characters (7) are displayed; the latter 8 characters (8) remain blank. If a LEDB instruction (3) follows, data is displayed on the latter 8 characters. If the LEDB instruction (4) is executed again, the data displayed in the latter 8 characters is overwritten; the data in the first 8 characters remain unchanged. After execution of a LEDC instruction (5) a preset comment (15 characters) is displayed. The execution of a LEDB instruction (6) overwrites the original data; the first 8 characters remain blank.
The following items can be displayed on the LED display on the front panel of a suitable CPU:
Numeral:0 to 9
Alphabet:A to $Z$ (capitals)
Special symbol: $<>=* /^{\prime}+-$

### 7.9.1 PR

CPU

${ }^{1}$ Not available for Q00JCPU, Q00CPU and Q01CPU
Devices MELSEC A

${ }^{1}$ Refer to section "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.

Devices
MELSEC Q

${ }^{1} \mathrm{Y}$ only
GX IEC
Developer


GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | First number of device storing ASCII code. | Character string |
| d | Head address of output module for ASCII code output. | Bit |

## Functions Output to a peripheral device

## PR Output of an ASCII character string

The PR instruction supplies two functions. Its function depends on the status of special relay M9049 (A series) or special relay SM701 (Q series and System Q) respectively:

M9049/SM701 set (1) (function 1):
Output of an ASCII character string of 16 characters to an output module. The character string, divided into twice 8 characters, is read from the address area s and output to the outputs specified by d.

${ }^{1}$ Device storing ASCII code
${ }^{2}$ Sequence program
${ }^{3}$ Flag indicating that PR instruction is in progress (used as interlock)
${ }^{4}$ Start of output
${ }^{5}$ Outputs Y
${ }^{6}$ Output of ASCII code
${ }^{7}$ Output of strobe signal
${ }^{8}$ Printer or display device

The PR instruction can only access ASCII data already stored. If the stored data changes, the current data is output. For conversion from alphanumeric data into ASCII code an ASC instruction has to be applied
During the output of 16 characters of ASCII code, the PR instruction execution flag $d+9$ is set ON. Thus, the output $Y$ at address $d+9$ is set as long as the PR instruction is executed.

M9049/SM701 not set (0) (function 2):
Output of ASCII character string data up to the character code " 00 H " in hexadecimal format from the address area s to the outputs specified by d.

${ }^{1}$ Device storing ASCII code
${ }^{2}$ Sequence program
${ }^{3}$ Flag indicating that PR instruction is in progress (used as interlock)
${ }^{4}$ Start of output
${ }^{5}$ End of character string (end of transmission)
${ }^{6}$ Outputs $Y$
${ }^{7}$ Output of ASCII code
${ }^{8}$ Output of strobe signal
${ }^{9}$ Printer or display device

If the content of the devices storing ASCII code is overwritten during the output, the current data is output.
The end of ASCII character string is indicated by the character code " 00 H ".
If the hexadecimal code " OOH " does not exist in the specified device, the execution is terminated and an error indicator is set.
During the output of ASCII code, the PR instruction execution flag $d+9$ is set ON.

NOTE An A series CPU can only execute function 1.

For the execution of a PRC instruction an output module with 10 successive binary outputs is needed. The address area begins at the output number specified by d .
Output signals from the output module are transmitted at the rate of 30 ms per character. Thus, processing n characters takes $\mathrm{n} \times 30 \mathrm{~ms}$. The output transmission is controlled via 10 ms interrupts, so the sequence program is processed continuously.
The 10 output addresses of the output module are processed independently from an I/O refresh after the END instruction in the program sequence.
In addition to the ASCII code a strobe signal ( $\mathrm{ON}=10 \mathrm{~ms}$, $\mathrm{OFF}=20 \mathrm{~ms}$ ) is output at address $Y=d+8$.

The PR and PRC instructions can be executed multiple times. Yet, an interlock should be established via the PR instruction execution flag (output device $Y=d+9$ ) so the PR and PRC instructions are not executed simultaneously.

## Program Example <br> PR <br> With leading edge from X 0 , the following program converts the character string "ABCDEFGHIJKLMNOP" into ASCII code and stores it in data registers D0 through D7. After setting X3 ON, the ASCII code in D0 through D7 is output to the outputs Y14 through Y1D.



The following timing charts illustrate the processing of the program:

${ }^{1}$ Storage of character string "ABCDEFGH" in D0 through D3
${ }^{2}$ Storage of character string "IJKLMNOP" in D4 through D7
${ }^{3}$ ASCII code
${ }^{4}$ Strobe signal
${ }^{5} \mathrm{PR}$ instruction execution flag
${ }^{6}$ Processing the PR instruction (period $=480 \mathrm{~ms}$ )

NOTE If no $A$ series CPU is used and SM701 is not set, the value " 00 H " has to be written to register D8. Without this character code an operation error would occur in the program example above.

This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.9.2 PRC

## CPU


${ }^{1}$ Not available for Q00JCPU, Q00CPU and Q01CPU

Devices MELSEC A

${ }^{1}$ Refer to section "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.

Devices MELSEC Q


## ${ }^{1} \mathrm{Y}$ only

GX IEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram$\begin{array}{ll\|}  & \text { PRCMM } \\ - \text { EN } & \text { ENO } \\ -s & d \\ \hline \end{array}$ | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | PRC | s d |  | PRC_M | s.d |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | First number of device storing comment to be output. | BIN 16-bit |
| d | Head address of output module for comment output. | Bit |

## Functions Output to a peripheral device

## PRC Output of a comment

The PRC instruction outputs a comment of a device (in ASCII code) to an output module.
The MELSEC A series reads the character string divided into twice 8 characters from the address area s and outputs it to the outputs specified by d .

With the MELSEC Q series and the System Q the output of either 16 or 32 characters can be chosen. The choice is specified via special relay SM701. If SM701 is set (1), 16 characters are output; if SM701 is not set (0), 32 characters are output.


[^58]The following timing charts illustrate the processing of the PRC instruction in a QnA CPU:

${ }^{1}$ Strobe signal
${ }^{2}$ PRC instruction execution flag
${ }^{3}$ Processing the PR instruction (period $=480 \mathrm{~ms}$ )

The processing of the PRC instruction in a multi processor CPU of the System $Q$ is shown in the following timing chart:


[^59]There are 10 binary outputs of a digital output module assigned. The address area begins at the output address $Y$ specified by $d$.

Output signals from the output module are transmitted at the rate of 30 ms per character. Thus, processing n characters takes $\mathrm{n} \times 30 \mathrm{~ms}$. The output transmission is controlled via 10 ms interrupts, so the sequence program is processed continuously.

In addition to the ASCII code a strobe signal ( $\mathrm{ON}=10 \mathrm{~ms}$, $\mathrm{OFF}=20 \mathrm{~ms}$ ) is output at address $\mathrm{Y}=\mathrm{d}+8$.

During the output of 16 characters of ASCII code, the PRC instruction execution flag $d+9$ is set ON. Thus, the output $Y$ at address $d+9$ is set as long as the PRC instruction is executed. The PR and PRC instructions can be executed multiple times. Yet, an interlock should be established via the PRC instruction execution flag (output device $Y=d+9$ ) so the PR and PRC instructions are not executed simultaneously.

If the address area s does not contain data, the instruction is not executed.
The PRC instruction can only access comments already stored in the PLC. For conversion from alphanumeric data into ASCII code an ASC instruction has to be applied.

After the execution of the PRC instruction is finished, SM720 turns ON for one scan. SM721 turns ON during the execution of the PRC instruction. The PRC instruction cannot be executed when SM721 is already ON. If an attempt is made, the processing will not be performed.

NOTE The PRC instruction can only access comments stored in a memory card. The PRC instruction can not access comments stored in the internal memory.

The comment file accessed by the PRC instruction is set at the "PC File Setting" in the Parameter mode.
The output of a comment file with the PRC instruction is not possible if no comment file has been set.

Do not execute the PRC instruction during an interrupt program. Otherwise, malfunction may result.

The comment devices for the PRC instruction are stored on an IC memory card. The internal memory of the CPU cannot store comments ( $Q$ series and System $Q$ only).

## Program <br> Example

PRC
If XO is set ON , the following program sets output Y 35 ON and outputs the comment at Y 35 in ASCII code simultaneously at the outputs Y60 through Y69. After setting X3 ON, Y35 is reset OFF.


### 7.9.3 LED

## CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\boldsymbol{\bullet}^{1}$ | $\boldsymbol{\bullet}^{2}$ | $\bullet$ | $\boldsymbol{\bullet}^{3}$ |  |

${ }^{1}$ A3N CPU only.
${ }^{2}$ A3A CPU only.
${ }^{3}$ Except Q2A (S1) CPU
Devices
MELSEC A

${ }^{1}$ Refer to section "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.

Devices MELSEC Q


GXIEC Developer

| MELSEC Instruction List |  | Ladder Diagram | IEC Instruction |  |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | $\begin{aligned} & \quad \mathrm{EN}^{\mathrm{LED} \text { M } \mathrm{MNO}} \\ & -\mathrm{s} \end{aligned}$ |  | $s$ |

## GX Developer



Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | First number of device storing ASCII data to be displayed. | Character string |

## Functions Output to a LED display

## LED Display ASCII data in the LED display on the CPU

The LED instruction reads ASCII data (16 characters) from a specified address area and displays it on a suitable CPU display. The first number of device storing ASCII code in 8 addresses is specified by see illustration below).

${ }^{1}$ Data to be displayed
${ }^{2}$ ASCII character
${ }^{3}$ ASCII code (hexadecimal)
${ }^{4}$ LED display on the CPU front panel

If no ASCII data is stored in the specified address area, the display of timers, counters, and data and link registers remains blank. For file registers R the display is arbitrary; it remains blank if the according file registers are already cleared.

The following items can be displayed on the LED display on the front panel of a suitable CPU:
Numeral:0 to 9
Alphabet:A to $Z$ (capitals)
Special symbol: $<>=* /{ }^{\prime}+-$
The LED instruction can only access ASCII data already stored. For conversion from alphanumeric data into ASCII code a \$MOV or ASC instruction has to be applied.

NOTE The LED instruction can be used only in combination with a A3N, A3A, Q3A, Q4A or Q4AR CPU. If the instruction is executed on a CPU without LED-Display, no processing will be performed.

## Program <br> Example

 LEDThe following program converts a character string into ASCII code, stores it in the registers specified, and outputs the contents of the registers on the LED display. In a first step after setting X0 ON, the following program converts the character string into "ABCDEFGHIJKLMNOP" into ASCII code and stores it in the data registers D88 through D95. After setting X16 ON, ASCII data stored in D88 through D95 are displayed on the display on the CPU.


### 7.9.4 LEDC

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\boldsymbol{\bullet}^{1}$ | $\boldsymbol{\bullet}^{2}$ | $\bullet$ | $\boldsymbol{\bullet}^{3}$ |  |

${ }^{1}$ A3N CPU only.
${ }^{2}$ A3A CPU only.
${ }^{3}$ Except Q2A (S1) CPU

Devices MELSEC A

${ }^{1}$ Refer to section "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.

## Devices

 MELSEC Q

GXIEC Developer

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: |
| MELSEC | LEDC | $s$ | -EN LEDC_M |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | First number of device storing comment to be displayed. | Device name |

## Functions Output to a LED display

## LEDC Display stored comment data in the LED display on the CPU

The LEDC instruction reads comment data (16 characters) from a specified address area and displays it on a suitable CPU display. If more than 16 characters are to be displayed only the first 16 characters are displayed. The first number of device storing comment data is specified by s.

If no comment data is stored in the specified device, the display on the CPU front panel remains blank. If the data exceeds the comment range the LEDC instruction is not processed and the reading on the display remains unchanged.

If a comment contains characters that cannot be displayed, the display will be inaccurate. The following items can be displayed on the LED display on the front panel of a suitable CPU:
Numeral:0 to 9
Alphabet:A to Z (capitals)
Special symbol:<>=*/'+-
A Q2ACPU(S1) cannot process a LED instruction. The instruction would be processed without any result.

In the Dedicated Instructions of the AnA CPUs the LEDC instruction sets devices.
Refer to the separate programming manual for the AnA CPUs for details on programming a LEDC
instruction using an A3A CPU (Dedicated Instructions) (A series only).

## Program Example

LEDC
The following program displays comments in D0 through D15 in intervals of 30 seconds. Timer T5 sets the input condition for the LEDC instruction every 30 seconds. Once the timer switches ON, the comment in data register $D(0+Z)$ is displayed and the value in $Z$ is incremented by 1 . If $Z$ becomes 16 , the value in $Z$ is reset to 0 .


### 7.9.5 LEDA, LEDB

CPU

| AnS | AnN | An(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\boldsymbol{Q}^{1}$ |  |  |  |  |

${ }^{1}$ A3N CPU only.

Devices
MELSEC A

|  |  |  |  |  |  |  |  |  |  |  | ble | D | vice |  |  |  |  |  |  |  |  |  | $\ddot{\partial}$ |  | Carry | Error |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Devi |  |  |  |  |  | ord | Dev |  | (10 | -bit |  |  |  | stant |  |  | Level | 喜 | $\stackrel{\overleftarrow{4}}{\overleftarrow{\pi}}$ |  | Flag | Flag |
|  | X | Y | M | L | S | B | F | T | C | D | W | R | AO | A1 | Z | V | K | $\underset{(16 \#)}{\mathrm{H}}$ | P | I | N | 苛 | $\begin{aligned} & \text { D. } \\ & \text { E } \\ & \text { B } \end{aligned}$ |  | M9012 | $\begin{array}{\|l\|} \hline \text { M9010 } \\ \text { M9011 } \end{array}$ |
| n |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 13 |  |  |  |

GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instructio |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | $\begin{aligned} & \text { LEDA } \\ & \text { LEDB } \end{aligned}$ |  | ${ }^{\text {LEDA M }} \text { ENO }$ | $\begin{aligned} & \text { LEDA_M } \\ & \text { LEDB_M } \end{aligned}$ | $n$ $n$ |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| n | ASCII data | Character string |

## Functions Output to a LED display

## LEDA, LEDB Display ASCII character string in the LED display on the CPU

These instructions display an ASCII character string in the LED display of a suitable CPU. The ASCII character string consists of 8 characters for each instruction and is specified by the LEDA or LEDB instruction.

In total, up to 16 characters can be displayed with both instructions together. The LEDA instruction specifies the first 8 characters (left half), and the LEDB instruction specifies the latter 8 characters (right half) of the LED display.

${ }^{1}$ Specification of first 8 characters
${ }^{2}$ Specification of latter 8 characters

The following items can be displayed on the LED display on the front panel of a suitable CPU:
Numeral:0 to 9
Alphabet:A to $Z$ (capitals)
Special symbol: $<>=* /{ }^{\prime}+-$

NOTE Using an AnA or AnU CPU the LEDA / LEDB instructions indicates the begin of the Dedicated Instructions. Refer to the separate programming manual for the AnA or AnU CPUs (Dedicated Instructions) for details on programming the LEDA / LEDB instructions.

```
Program LEDA, LEDB
Example If XC is set ON, the following program outputs the character string "ABCDEFGH IJKLMNOP"
    in the LED display of the CPU.
```

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC | LD <br> LEDA <br> LEDB | XC <br> "ABCDEFGH" <br> "IJKLMNOP" |  |  |

NOTE The latter half of a character string displayed via the LED instruction is cleared, if the first 8 characters are overwritten via a LEDA instruction.

Vice versa, the first half of a character string is cleared, if the latter 8 characters are overwritten via a LEDB instruction.

### 7.9.6 LEDR

## CPU


${ }^{1}$ Not available for Q00JCPU, Q00CPU and Q01CPU
Devices MELSEC A


Devices MELSEC Q


GXIEC Developer

| MELSEC Instruction List |  | Ladder Diagram |
| :---: | :---: | :---: |
| MELSEC | LED Instruction List |  |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :---: | :--- | :---: |
| - | - | - |

## Functions Resetting annunciators and error displays

## LEDR Reset instruction

The LEDR instruction resets annunciators that were set automatically when an operation error occured. The LEDR instruction has the same effect as the actuation of the INDICATOR RESET button on CPU modules with a LED display (A series only).

## Operation of the LEDR instruction with an annunciator set during self-diagnosis (Q series and System Q only):

If during self-diagnosis an error occurs that does not affect the accurate operation of the CPU, the execution of a LEDR instruction clears the "ERROR" LED and the error display on the CPU.

In addition, SM1 and SD0 at the user program have to be reset, because they are not reset automatically by the LEDR instruction. Further steps required to reset the annunciator are not executed neither.

## Operation of the LEDR instruction on occurence of a battery error (Q series only):

If the LEDR instruction is executed after a battery replacement, the "BAT. ARM" LED on the front panel of the CPU and the error display on the CPU are cleared. At the same time, SM51 is reset automatically.

## Operation of the LEDR instruction with an annunciator F set on a CPU without LED display:

After execution of the LEDR instruction the following operations are executed:

- The ERROR LED on the front panel of the CPU flickers and then turns off.
- The annunciator F stored in D9009 (A series) or SD62 (Q series/System Q) respectively is reset.
- The registers D9009 and D9125 (A series) or SD62 and SD64 (Q series/System Q) respectively are reset and the annunciators stored in D9126 through D9131 (A series) or SD65 through SD79 (Q series/System Q) respectively are shifted for further processing.
- The new number of annunciator $F$ shifted to D9125 (A series) or SD62 (Q series/System Q) respectively is written to D9009 (A series) or SD62 (Q series/System Q) respectively.
- The accumulator of the annunciator in D9124 (A series) or SD63 (Q series/System Q) respectively is decremented by 1. If D9124 (A series) or SD63 (Q series/System Q) respectively is already at 0 , this value remains unchanged.


[^60]
## Operation of the LEDR instruction with an annunciator F set on a CPU with LED display:

After execution of the LEDR instruction, the following operations are executed:

- The annunciator displayed on the LED display of the CPU is cleared.
- The annunciator F stored in D9009 (A series) or SD62 (Q series/System Q) is cleared.
- The data registers D9009 and D9125 (A series) or SD62 and SD64 (Q series) respectively are reset, and the annunciators stored in D9126 through D9131 (A series) or SD65 through SD79 (Q series/System Q) respectively are shifted for further processing.
- The new number of annunciator F shifted to D9125 (A series) or SD62 (Q series/System Q) respectively is written to D9009 (A series) or SD62 (Q series/System Q) respectively.
- The accumulator of the annunciator in D9124 (A series) or SD63 (Q series/System Q) respectively is decremented by 1. If D9124 (A series) or SD63 (Q series/System Q) respectively is already at 0 , this value remains unchanged.
- The current number of annunciator stored in D9009 (A series) or SD62 (Q series/System Q) respectively is displayed. If D9124 (A series) or SD63 (Q series/System Q) respectively is already at 0 , there is nothing displayed.

| SD62 | 200 | SD62 | 0 |  |
| :---: | :---: | :---: | :---: | :---: |
| SD63 | 1 | SD63 | 0 | 2 |
| SD64 | 200 | SD64 | 0 |  |
| SD65 | 0 | SD65 | 0 |  |
| SD66 | 0 | SD66 | 0 |  |
| SD67 | 0 |  |  |  |
|  |  | SD77 | 0 |  |
| SD78 | 0 | - SD78 | 0 |  |
| SD79 | 0 | SD79 | 0 |  |

${ }^{1}$ Since SD63 is at value 0 , no annunciator is displayed on the LED display.
${ }^{2}$ Number of stored annunciators

NOTE A series only:
Using an AnA or AnU CPU the LEDR instruction indicates the completion of the Dedicated Instructions. Refer to the separate programming manual for the AnA CPU (Dedicated Instructions) for details on programming the LEDR instructions using an A3A CPU .

Program
Example

LEDR
If X 9 is set and the value in register SD63 is not equal to 0 , the following program executes a LEDR instruction.


NOTE
The defaults for the error item numbers set in special register SD207 to SD209 and the order of priority is shown in the table below:

| Order of <br> priority | Error item <br> number <br> (Hexadecimal) | Description | Remark |
| :---: | :---: | :--- | :--- |
| 1 | 1 | AC DOWN | Power supply cut |
| 2 | 2 | UNIT VERFY ERR. <br> FUSE BREAK OFF <br> P. UNIT ERROR | I/O module verify error <br> Blown fuse <br> Special function module verify error |
| 3 | 3 | OPERATIN ERROR <br> LINK PARA ERROR <br> SFCP OPE. ERROR <br> SFCP EXE. ERROR | Operation error <br> Link parameter error <br> SFC instruction operation error <br> SFC program execution error |
| 4 | 4 | ICM.OPE ERROR <br> FILE OPE ERROR <br> EXTEND INST. ERROR | Memory card operation error <br> File assess error <br> Extend instruction error |
| 5 | 5 | PRG.TIME OVER | Constant scan setting time over error <br> Low speed execution monitoring time over error |
| 6 | 6 | CHK instruction | Fehler wurde mit der CHK-Anweisung <br> festgestellt |
| 7 | 7 | Annunciator |  |
| 8 | 8 | LED instruction |  |
| 9 | 9 | BATTERY ERR. |  |
| 10 | A | Clock data |  |

### 7.10 Failure diagnosis and debugging

The instructions for failure diagnosis and debugging support failure checks, setting and resetting the status latch, sampling trace, and program trace. The following table gives an overview of these instructions:

| Function | MELSEC Instruction <br> in <br> MELSEC Editor | MELSEC Instruction <br> in <br> IEC Editor |
| :---: | :---: | :---: |
|  | CHKST | CHKST_M |
|  | CHK | CHK_M |
|  | CHKCIR | CHKCIR_M |
|  | CHKEND | CHKEND_MD |
| Set / reset <br> status latch <br> Set / reset <br> sampling trace | SLT | SLT_M |
|  | SLTR | SLTR_M |
|  | STRA | STRA_M |
|  | STRAR | STRAR_M |
|  | PTRA | PTRA_M |
|  | PTRAR | PTRAR_M |
|  | PTRAEXE | PTRAEXEP_M |

[^61]
### 7.10.1 CHKST, CHK (Q series and System Q only)

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\boldsymbol{\bullet}^{1}$ |

${ }^{1}$ Not available for Q00JCPU, Q00CPU and Q01CPU

Devices
MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { Error } \\ & \text { Flag } \end{aligned}$ | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10 Direct J $\square$ |  | Special <br> Function <br> Module <br> U $\square \mathbf{G} \square$ | $\begin{aligned} & \text { Index } \\ & \text { Register } \\ & \mathbf{Z n} \end{aligned}$ | $\begin{aligned} & \text { Constant } \\ & \mathrm{K}, \mathrm{H}(16 \#) \end{aligned}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  | DY |  |  |
|  | - | - | - | - | - | - | - | - | - | SM0 | 1 |

GX IEC Developer


GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| - | - | - |

## Functions Failure check for bidirectional operations (Q series and System Q only)

## CHKST Start instruction for the CHK instruction

The CHKST instruction starts the execution of the CHK instruction. If the execution condition for the CHKST instruction is not set (0), the program step following the CHK instruction will be executed. With the execution condition for the CHKST instruction set (1), the CHK instruction is executed. In the ladder diagram below these instructions are programmed.

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction | List |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | LD CHKST LD AND CHK LD OUT | To <br> $x$ $\times 2$ $\times 2$ <br> $\times 3$ <br> Y 10 |  | $\begin{array}{\|l\|l} \text { LD } \\ \text { CHKST_M } \\ \text { LD } \\ \text { AND } \\ \text { CHK_M } \\ \text { LD_ } \\ \text { ST } \\ \hline \end{array}$ | $\begin{aligned} & \text { Ts0 } \\ & x_{0} \\ & x_{2} \\ & x_{3} \\ & y_{10} \end{aligned}$ |

## CHK Failure check instruction

The CHK instruction with some CPU types (and depending on the control mode) supports failure check operations for contact circuits with limit switches that monitor bidirectional movement. Once an error occurs within such a circuit, the special relay SM80 is set and the corresponding error code is stored in special register SD80.

The Q series and the CPUs of the System Q stores the error code as BCD 4-digit data value in special register SD80. The upper 3-digits store the contact number of the corresponding contact (here contact 62) and the lower digit stores the number of the failure check circuit (coil number 1-6; here coil number 3 ).

${ }^{1}$ Contact 62; coil number 3 (during failure check)
${ }^{2}$ Before failure check
${ }^{3}$ After failure check

The input contacts programmed prior to the CHK instruction do not serve as execution condition for the CHK instruction but as specification of the check conditions.

In the following, the failure check programming via the CHK instruction is illustrated with a concrete example. The following illustration shows a conveyor belt that moves from the left to the right travel limit. The corresponding travel limits are detected via limit switches (X0 and X1). The start contact for advance movement is X 4 and for retract movement is X 5 .


[^62]The diagrams below show a sample program for the operation and failure check of the conveyor belt shown above using a $Q$ series CPU. During error free operation the program jumps to the program step following the CHK instruction. With leading edge from X4, the conveyor belt is advanced, and Y 0 is set for failure check. With leading edge from X 5 , the conveyor belt is retracted, and YO is reset. The timer $\mathrm{T0}$ watches the duty cycle time. If the duty cycle time is exceeded the CHKST instruction is set via the contact TSO. In the next program step the CHK instruction is executed, and the error code is stored in the special register SD80.


The operations of the CHK instruction can be illustrated through the following ladder diagrams, of which the functions are similar to the execution of the CHK instruction. The contact numbers of the limit switches for advance movement $X \square$ and retract movement $X \square+1$ have to be designated successively. The number of the advance limit switch $\mathrm{X} \square$ must be less than the number of the retract limit switch $X \square+1$. The contact number of the advance limit switch is assigned to an output $\mathrm{Y} \square$ with the same address. According to the program example, this output is set during advance movement and reset during retract movement.
For better comprehensibility of the program example above, the contacts $\mathrm{X0}(\mathrm{X} \square), \mathrm{X} 1(\mathrm{X} \square+1)$ and $\mathrm{YO}(\mathrm{Y} \square)$ are applied directly for specification of the coil number. Depending on the program they can be replaced by any other number.

NOTE
The outputs $Y \square$ are treated as internal relays and cannot be output to external devices.

The following diagrams concerning the CHK instructions and the 6 generated failure check circuits (error conditions) are arranged in pairs.

In the following, the CHK instructions are illustrated. The contact indicated $\mathrm{X} \square$ serves as variable for maximum 150 contacts ( 150 conveyor belts or similar applications).


Failure check circuit 1 (coil number 1 ):
Both limit switches respond to the advance movement of the conveyor belt.


Failure check circuit 2 (coil number 2):
Both limit switches respond to the retract movement of the conveyor belt.


Failure check circuit 3 (coil number 3):
Advance command for set advance limit switch.


Failure check circuit 4 (coil number 4):
Retract command for set retract limit switch.


Failure check circuit 5 (coil number 5):
Advance command for reset retract limit switch.


Failure check circuit 6 (coil number 6):
Retract command for reset advance limit switch.


The CHK instruction can designate a maximum of 150 contact numbers for advance limit switches. For the designation of contact numbers any contact number of the retract limit switch is skipped.


The relay SM80 and the special register SD80 have to be reset after execution of the CHK instruction because they retain their condition after being set. If they are not reset prior to another CHK instruction, the instruction cannot be executed.

The CHKST instruction has to be programmed prior to the CHK instruction.
The CHK instruction can be programmed in any program step of the sequence program. The CHK instruction can be executed twice at most within one program organization unit (POU).
The coil numbers have to be programmed via a LD or AND instruction prior to the CHK instruction. Other input instructions are not supported. If an LDI or ANI instruction is programmed, the failure check of the CHK instruction cannot be executed. The contact numbers designated for the failure check however can be designated via the LDI and ANI instructions. In the diagram below the switch with the number X9 is ignored because it is an NC contact (normally closed).


Using a Q series or a System Q CPU, the failure detection method depends on the status of the special relay SM710 as follows.

SM710 is reset (0):
The failure check is performed in coil number (failure check circuit) sequence from contact 1 (limit switch) to contact n (limit switch).

The first contact is checked from coil number 1 through coil number 6 . Then the next contact is checked from coil number 1 through coil number 6 . The operation is completed after the nth contact is checked from coil number 1 through coil number 6.
SM710 ist set (1):
The failure check is performed in contact number (limit switch) sequence from coil 1 (failure check circuit) through coil 6 (failure check circuit).
The first coil is checked from contact number 1 through contact number $n$. Then the next coil is checked from contact number 1 through contact number n . The operation is completed after the 6th coil is checked from contact number 1 through contact number $n$.
If more than one failure is detected, the number of the first failure detected is stored. Further detected failures are ignored.

Operation In the following cases an operation error occurs and the error flag is set:
Errors

- Two failure check input contacts within one failure check circuit are connected in parallel (error code 4235).
- More than 150 input devices are specified (error code 4235).
- A CHKST instruction is not followed by a CHK instruction (error code 4235).
- A CHK instruction is executed without a prior CHKST instruction (error code 4235).


### 7.10.2 CHK (A series only)

## CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\boldsymbol{\bullet}^{1}$ | $\bullet^{1}$ | $\bullet$ | $\bullet$ |  |  |

${ }^{1}$ In direct mode only

Devices
MELSEC A

${ }^{1}$ Refer to section "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.

## GX IEC

Developer

$\mathrm{P}_{* *}-11$

GX Developer

$P_{* *}-1$

Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| d1 | Device to be set during failure check. | Bit |
| d2 | Device storing error code. | BIN 16-bit |

## Functions Failure check for bidirectional operations (A series only)

## CHK Failure check instruction

The function of the CHK instruction depends on the selected I/O control mode. Using A1S and AnN CPUs in refresh mode, the check instruction generates a flip-flop.
In direct I/O control mode (except for AnA, AnAS, AnU, and A2C CPUs) the check instruction checks for failures in bidirectional operations.

Due to the pointer 254, the CHK instruction can only be programmed in a instruction list.
The CHK instruction in combination with some CPU types (and depending on the control mode) supports a failure check in a contact circuit with limit switches for detection of failures in bidirectional movement operations. Once an error occurs within such a circuit the device in d1 is set and the corresponding error code is stored in d2.

The input contacts programmed prior to the CHK instruction do not serve as execution conditions for the CHK instruction but as specification of the check conditions.
The purpose of the CHK instruction is to detect the occurrence and cause of failures in the program execution, e.g., if the processing time of a duty cycle is exceeded. If no errors occur during program execution, the execution of the program part containing the CHK instruction should be skipped via the CJ, SCJ, or JMP instruction.
The CHK instruction is executed with every program scan and is independent from the status of the input devices programmed prior to the CHK instruction as specification of the check conditions.

The following program sets Y 60 and executes the check instruction, if the processing time of one duty cycle is exceeded. Once the failure is detected by the CHK instruction, MO is set, and the program jumps to the jump destination P31 (not shown below). The jump destination P31 (not shown below) for example could store a program part for error processing. If the processing time is not exceeded, the program part for the failure check is skipped and step 18 at jump destination P30 is executed. Due to pointer 254, this program can only be programmed in a instruction list.

|  | 100 | LDI | Y060 |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 101 | CJ | P30 |  |
|  | 104 | LD | M0 |  |
|  | 105 | CJ | P30 |  |
|  | 108 | P254 |  |  |
| Was | 109 | LD | X010 |  |
|  | 110 | AND | X015 |  |
|  | 111 | AND | X008 |  |
|  | 112 | AND | X01A |  |
|  | 113 | CHK | M0 | D0 |
|  | 118 | P30 |  |  |
|  | 118 | LD | M10 |  |
|  | 119 | OUT | Y040 |  |
|  | 121 | END |  |  |

In the following, the failure check programming via the CHK instruction is illustrated with a concrete example. The following illustration shows a conveyor belt that moves from the left to the right travel limit. The corresponding travel limits are specified via limit switches (X0 and X1). The start contact for advance movement is X 4 and for retract movement is X 5 .

${ }^{1}$ Advance movement
${ }^{2}$ Retract movement
${ }^{3}$ Advance command
${ }^{4}$ Retract command

The diagram below shows a sample program for the operation and failure check of the conveyor belt shown above. Due to the pointer 254, this program can only be programmed in a instruction list or the ladder diagram of the GX Developer. During error free operation the program jumps to the jump destination P0. If X 4 is set, the conveyor belt is advanced and YO is set for failure check. If X 5 is set, the conveyor belt is retracted and YO is reset. The timer T0 watches the duty cycle time. If the cycle time is exceeded, MO is set via the CHK instruction and the error code is stored in D0. The program execution is proceeded for further failure check at the jump destination P1 (step 35).


The operations of the CHK instruction can be illustrated through the following ladder diagram, of which the functions are similar to the execution of the CHK instruction. For better comprehensibility of the program example above, the contacts $\mathrm{X0}, \mathrm{X} 1$, and Y 0 are applied directly for the specification of the check conditions. Depending on the program they can be replaced by any other contact numbers.


The following fault conditions may result:
Condition 1: Both limit switches are actuated while the conveyor belt is advanced.
Condition 2: Both limit switches are actuated while the conveyor belt is retracted.
Condition 3: Advance command for set advance limit switch.
Condition 4: Retract command for set retract limit switch.
Condition 5: Advance command for reset retract limit switch.
Condition 6: Retract command for reset advance limit switch.
The error code number stored in D0 corresponds to the fault condition number above.
The CHK instruction performs failure check following the circuit pattern illustrated above. The circuit pattern cannot be changed.

The devices in d 1 and d2 must be reset after execution of the CHK instruction, since they retain their conditions after being set via the CHK instruction. If these devices remain set, the CHK instruction cannot be executed again.

The pointer P254 must always be specified as jump destination in the head of the CHK instruction. This pointer indicates the begin of a failure check.
The CHK instruction can be written to any desired step in the sequence program. However, it can only be programmed once within one program.

The CHK instruction cannot be written in the RUN operation mode of the CPU.
The check conditions have to be set via the LD or AND instruction prior to the CHK instruction. Other contact commands cannot set the check condition. If the ANI instruction is applied to set the check condition, the failure check will not be processed.


The failure check is performed in the order of input contact numbers that are specified as check variables. If more than one error is detected, only the error code with the higher priority is stored.


The error code stored in d2 depends on the stored fault condition and on the contact number:

| P254 |  |  |  |
| :---: | :---: | :---: | :---: |
| Fault condition number | Input contact number 1 to 50 | Input contact number 51 to 100 | Input contact number 101 to 150 |
| $\begin{gathered} 1 \\ \text { (error code 1) } \end{gathered}$ | $100+(2 \times($ contact No. - 1) $)$ | $400+(2 \times($ contact No. - 1) $)$ | $700+(2 x(c o n t a c t ~ N o .-1))$ |
| $\begin{gathered} 2 \\ \text { (error code 2) } \end{gathered}$ | $101+(2 \times($ contact No. - 1) $)$ | $401+(2 \times($ contact No. - 1) $)$ | $701+(2 x$ (contact No. - 1)) |
| $\begin{gathered} 3 \\ \text { (error code 3) } \end{gathered}$ | $200+(2 \times($ contact No. - 1) $)$ | $500+(2 \times($ contact No. - 1) $)$ | $800+(2 \times($ contact No. - 1) $)$ |
| $\begin{gathered} 4 \\ \text { (error code 4) } \end{gathered}$ | $201+(2 \times($ contact No. - 1) $)$ | $501+(2 \times($ contact No. - 1) $)$ | $801+(2 \times($ contact No. - 1) $)$ |
| $\stackrel{5}{(\text { error code 5) }}$ | $300+(2 x(c o n t a c t ~ N o .-1)) ~$ | $600+(2 \times($ contact No. - 1) $)$ | $900+(2 \times($ contact No. - 1) $)$ |
| $\begin{gathered} 6 \\ \text { (error code 6) } \end{gathered}$ | $301+(2 \times($ contact No. - 1) $)$ | $601+(2 \times($ contact No. - 1) $)$ | $901+(2 \times($ contact No. - 1) $)$ |

${ }^{1}$ Contact number 1
${ }^{2}$ Contact number 50
${ }^{3}$ Contact number 51
${ }^{4}$ Contact number 100
${ }^{5}$ Contact number 101
${ }^{6}$ Contact number 150

The error code numbers displayed after the execution of the CHK instruction indicate the kind of error occurred. Prepare a troubleshooting table corresponding to the system for quick remedies.

| Error code No. | Cause | Corrective action |
| :---: | :---: | :---: |
| 301 | Conveyor 1: <br> Retract run occurred when the <br> advance limit switch was not actuated | - Check limit switch X1 <br> - Check conveyor |
| 302 | Conveyor 1: |  |
| $\ldots$ | $\ldots$ | $\ldots$ |
| $\ldots$ | $\ldots$ | $\ldots$ |

Overview of error code numbers

${ }^{1}$ high priority
${ }^{2}$ priority
${ }^{3}$ low priority
${ }^{4}$ error code number

Operation In the following cases an operation error occurs and the error flag is set (the numbers in brackets refer to the following diagrams):

- Two input contacts are connected in parallel in the check conditions (1) or in the head of the CJ instruction (2).
- A NOP instruction is programmed within the check conditions of the CHK instruction (3).
- The jump destination P254 does not exist in the program (4).
- The check conditions of the CHK instruction contain more than 150 input devices (5).
- There is no jump instruction (CJ) prior to the CHK instruction (CJ)(6).

${ }^{7}$ More than 150 input contacts


### 7.10.3 CHKCIR, CHKEND

## CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\boldsymbol{\bullet}^{1}$ | $\boldsymbol{\bullet}^{1}$ | $\bullet$ | $\boldsymbol{\bullet}^{2}$ |

${ }^{1}$ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions (CHKEND only).
${ }^{2}$ Not available for Q00JCPU, Q00CPU and Q01CPU

## Devices

MELSEC Q


GXIEC
Developer

| MELSEC Instruction List |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: |
| MELSEC | CHKCIR CHKEND | $\begin{aligned} & -\mathrm{EN}^{\mathrm{CHKCIR}-\mathrm{MNO}_{-}} \\ & -\mathrm{EN}^{\mathrm{CHEND} \mathrm{MMD}_{\mathrm{ENO}}} \end{aligned}$ | $\underbrace{\text { CHKCIR_M }} \begin{aligned} & \text { CHKEND_MD } \end{aligned}$ |

GX
Developer


Variables

| Set Data | Meaning | - |
| :---: | :---: | :---: |
| - |  | Data Type |

## Functions Generating check circuits for the CHK instruction CHKCIR, CHKEND Start and end instructions for a program part with generated check circuits.

The CHKCIR and CHKEND instructions alter check circuits for the CHK instruction. Any required check format can be generated. The actual failure check is performed via the CHKST and CHK instructions.

The failure check is executed via the error check curcuits programmed between the CHK and the CHKEND instruction.

NOTE If the check circuit format for the CHK instruction was altered via the CHKCIR and CHKEND instructions, connected peripheral devices have to be started up in "General Mode", and a program expansion has to be performed.

In cases where a peripheral device is started up by a Q2A, Q2AS, Q3A or Q4A CPU and an attempt was made to generate altered error check circuits for the CHK instruction via CHKCIR and CHKEND instructions, accurate processing cannot be ensured.

From the error check circuits between the CHKCIR and CHKEND instructions altered error check circuits are generated through index qualification. The error check circuits programmed between these instructions can be assigned 9 annunciators (F1-F9). Index qualification is performed through the addition of contact numbers designated prior to the CHK instruction and contact numbers of the error check circuits. For example, the contact X10 in the error check circuits shown below will be assigned X12 and X18 in the index qualified check circuits due to the contacts X2 and X8, programmed prior to the CHK instruction.

The error check algorithm depends on the status of the special relay SM710 as follows:
SM710 is reset (0):
First in this case, each contact number in the error check circuit programmed between the CHKCIR and CHKEND instruction is index qualified with the first contact number designated prior to the CHK instruction. Then, each programmed check circuit is index qualified again with the second contact number designated prior to the CHK instruction. This operation is completed as for any programmed check circuit with assigned annunciator ( F ) a total of new check circuits equivalent to the number of input contacts of the CHK instruction exists.


SM710 is set (1):
First in this case, the first programmed error check circuit with assigned annunciator is index qualified with all contact numbers programmed prior to the CHK instruction. Then, the following check circuit is index qualified with all contact numbers programmed prior to the CHK instruction. This operation is completed as for any programmed check circuit with assigned annunciator $(F)$ a total of new check circuits equivalent to the number of input contacts of the CHK instruction exists.


During error check of the index qualified error check circuits, the outputs (F) that can only be set via the OUT F instruction are checked for their status. If an output $(F)$ is set, the special relay SM80 is set. The error code consisting of contact number and error check circuit (F1-F9) is stored in special register SD80 in BCD data format.

The error check circuits between the CHKCIR and CHKEND instruction can be programmed with the following instructions:

Contacts:
LD, LDI, AND, ANI, OR, ORI, ANB, ORB, MPS, MPP, MRD, comparison operation instructions.
Coils:
OUT F

The inputs X and outputs Y have to be programmed as devices for the contacts.
Only annunciators (F) can be programmed as outputs of error check circuits. The error check circuits can be specified any random designation from F0 on, since these outputs are processed as dummy contacts. For this reason, no errors occur with annunciators ( $F$ ) overlapping.

The status of annunciators ( $F$ ) can even be checked accurately, if one annunciator ( $F$ ) is programmed twice beyond the CHK instruction, because both of these annunciator functions are processed separately.

Since the status (0/1) of annunciators (F) applied by the CHK instruction is not updated, the annunciators even remain reset, if they are monitored by a peripheral device.

The error check circuits programmed between the CHKCIR and CHKEND instructions can be created with maximum 256 program steps (contact branches) and 9 outputs (annunciators F1-F9) addressed by OUT F instructions.

The error check circuits between the CHKCIR and CHKEND instructions are designated from top error check circuit 1 (F0) to bottom error check circuit 9 (F8).


The CHKCIR and CHKEND instructions can be programmed at any program step of the sequence program. In total, these instructions may only exist twice in all program files to be executed and once within one program file.

The CHKCIR and CHKEND instructions cannot be applied in low-speed programs, otherwise an operation error occurs and the CPU terminates processing.

## Operation Errors

In the following cases an operation error occurs and the error flag is set:

- The CHKCIR and CHKEND instructions appear more than twice in all program files (error code 4235).
- The CHKCIR and CHKEND instructions appear more than once within one program file (error code 4235).
- The CHKEND instruction is not executed after the CHKCIR instruction (error code 4230).
- The CHKEND instruction is executed without a preceeding CHKCIR instruction (error code 4230).
- The CHKCIR and CHKEND instructions are programmed in a low-speed program (error code 4235)
- More than 9 annuciators (F) (error check circuits) are addressed (error code 4235).
- The created error check circuits contain more than 256 program steps (contact branches) (error code 4235).
- The error check circuits contain invalid devices (error code 4235).
- The error check circuits contain devices already index qualified (error code 4235).

NOTE The following errors occuring during program expansion at a peripheral device prevent the program expansion from execution:

- The error check circuits contain invalid devices.
- The error check circuits contain devices already index qualified.

Correct the error check circuits accordingly, if any of the errors above occur.

## Program

Example

## CHKCIR, CHKEND

The following program creates index qualified error check circuits. The operations of this program are illustrated under the topic "functions". In addition, the MELSEC and IEC instruction lists are shown below.


### 7.10.4 SLT, SLTR

## CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet^{1}$ | $\bullet$ | $\bullet$ | $\bullet$ |  |

${ }^{1}$ Except A1N CPU.
Devices
MELSEC A


Devices MELSEC Q


GX IEC Developer

| MELSEC Instruction List |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: |
| MELSEC | SLT | $-\mathrm{EN}^{\text {SLTMM } \mathrm{ENO}}$ | SLT_M |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :---: | :--- | :---: | :---: |
| - | - | - |

## Functions Setting and resetting status latch

## SLT Set status latch

Although the program execution is monitored by the GX IEC Developer, not any status of devices can be transmitted and displayed. For this purpose the CPU supplies a special status memory area (status latch). The status latch memory is set via parameter settings and stores the data of one program scan (refer to the manuals of the GX Developer for further details).

The SLT instruction executes the temporary storage of specified device data. The data are stored in the status latch memory and can be checked and displayed.

The SLT instruction can only be executed once within one program scan. For another execution of the SLT instruction, it has to be reset (re-enabled) via the SLTR instruction.

## SLTR Reset status latch

The SLTR instruction clears the data temporarily stored in the status latch area, and resets (reenables) the SLT instruction.

The SLT instruction can only be executed once within one program scan. For another execution of the SLT instruction, it has to be reset (re-enabled) via the SLTR instruction.

## NOTE Please check, whether these functions are available and supported by your version of the GX IEC Developer.

Refer to the user's manuals for the CPUs and the GX Developer for further details on status latch operations.

The execution of the SLT instruction increases the program scan time depending on the CPU type. The setting value of the watch dog timer has to be set according to the increased program scan time. Refer to the user's manual of the according CPU for the amount of time increased.

## Program <br> Example

## SLT/SLTR

While X0 is set, the following program executes the SLT instruction. While X1 is set, the SLTR instruction resets the SLT instruction.


### 7.10.5 STRA, STRAR

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |  |

Devices
MELSEC A


Devices MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | Error | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10 Direct J $\square \square$ |  | Special <br> Function Module <br> U $\square$ G $\square$ | IndexRegister Zn | Constant | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| - | - | - | - | - | - | - | - | - | - | - | 1 |

GX IEC Developer

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: |
| MELSEC |  |  |
|  | STRA |  |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :---: | :--- | :---: | :---: |
| - | - | - |

## Functions

## NOTE Please check, whether these functions are available and supported by your version of the GX IEC Developer.

Refer to the user's manuals for the CPUs and the GX Developer for further details on sampling trace operations.
The execution of the SLT instruction increases the program scan time depending on the CPU type. The setting value of the watch dog timer has to be set according to the increased program scan time. Refer to the user's manual of the according CPU for the amount of time increased.

While accessing a ROM, the STRA or STRAR instruction cannot be executed (A series only).

## Program <br> Example

## STRA/STRAR

While X 0 is set, the following program executes an STRA instruction. While X 1 is set, the STRAR instruction resets the STRA instruction.

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC | LD STRA LD STRAR | x0 $\times 1$ |  | LD $x$ <br> STRA_M $x 0$ <br> LD  <br> STRAR_M $x 1$ |

### 7.10.6 PTRA, PTRAR, PTRAEXE, PTRAEXEP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ |  |

Devices MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | Error Flag | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | File Register | MELSECNET/10 Direct J $\square \square$ |  | Special Function Module U $\square$ G | Index Register Zn | Constant | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| - | - | - | - | - | - | - | - | - | - | - | 1 |

GX IEC Developer

| MELSEC Instruction List |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: |
| MELSEC | PTRAEXE | EN ${ }^{\text {PTRAEXE_M }}$ ENO | PTRAEXE_M |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :---: | :--- | :---: |
| - | - | - |

## Functions Setting, resetting, and executing program trace PTRA Set program trace

The program trace monitors the data and status of devices specified by programs for a specified period of time and stores the cumulative data of the traced programs in a separate storage area.

The PTRA instruction enables tracing programs for a specified number of trace scans and storing the data temporarily in a separate storage area of the CPU for the program trace operation. The PTRAEXE instruction starts the program trace execution. The special relays SM810SM812 require to be set (1) for data storage.

On execution of the PTRA instruction the special relay SM813 is set. After execution of the specified number of trace scans the data is stored for further processing and the program trace is terminated.

If the special relay SM811 is reset during program trace, the trace operation is terminated.
After the execution of the PTRA instruction is completed, the special relay SM815 is set.
Before the PTRA instruction can be executed once again, the PTRAR instruction has to be executed.
The results of the program trace operation can be monitored by a peripheral device.

## PTRAR Reset program trace

The PTRAR instruction clears the data from the program trace program file, and resets the PTRA instruction and the special relays SM811- SM815.

The PTRA instruction can only be executed once again after the execution of the PTRAR instruction.

## PTRAEXE Execute program trace

The PTRAEXE instruction starts the program scan execution.
If the special relay SM811 is reset during program trace, the trace operation is terminated.
If the execution condition for the PTRAEXE instruction is not set, program trace will not be executed.

NOTE Please check, whether these functions are available and supported by your version of the GX Developer.

Refer to the user's manuals for the CPUs and the GX Developer for further details on program trace operations.

### 7.11 Character string processing instructions

| Function | MELSEC Instruction MELSEC Editor | MELSEC Instruction in IEC Editor |
| :---: | :---: | :---: |
| Conversion of 16-/32-bit binary data into decimal values in ASCII code | BINDA | BINDA_MD |
|  |  | BINDA _K_MD |
|  |  | BINDA_S_MD |
|  | BINDAP | BINDA_P_MD |
|  |  | BINDA_K_P_MD |
|  |  | BINDA_P_S_MD |
|  | DBINDA | DBINDA_MD |
|  |  | DBINDA_K_P_MD |
|  |  | DBINDA_P_S_MD |
|  | DBINDAP | DBINDA_P_MD |
|  |  | DBINDA_K_P_MD |
|  |  | DBINDA_P_S_MD |
| Conversion of BIN 16-/32-bit binary data into ASCII code | BINHA | BINHA_MD |
|  |  | BINHA_K_MD |
|  |  | BINHA_S_MD |
|  | BINHAP | BINHA_P_MD |
|  |  | BINHA_K_P_MD |
|  |  | BINHA_P_S_MD |
|  | DBINHA | DBINHA_MD |
|  |  | DBINHA_K_MD |
|  |  | DBINHA_S_MD |
|  | DBINHAP | DBINHA_P_MD |
|  |  | DBINHA_K_P_MD |
|  |  | DBINHA_P_S_MD |
| Conversion of 4-/8-digit BCD data into ASCII code | BCDDA | BCDDA_MD |
|  |  | BCDDA_K_MD |
|  |  | BCDDA_S_MD |
|  | BCDDAP | BCDDA_P_MD |
|  |  | BCDDA_K_P_MD |
|  |  | BCDDA_P_S_MD |
|  | DBCDDA | DBCDDA_MD |
|  |  | DBCDDA_K_MD |
|  |  | DBCDDA_S_MD |
|  | DBCDDAP | DBCDDA_P_MD |
|  |  | DBCDDA_K_P_MD |
|  |  | DBCDDA_P_S_MD |


| Function | $\begin{aligned} & \text { MELSEC Instruction } \\ & \text { MELSEC Editor } \end{aligned}$ | $\begin{aligned} & \text { MELSEC Instruction } \\ & \text { in } \\ & \text { IEC Editor } \end{aligned}$ |
| :---: | :---: | :---: |
| Conversion of decimal ASCII data into BIN 16-/32-bit binary data | DABIN | DABIN_MD |
|  |  | DABIN_S_MD |
|  | DABINP | DABIN_P_MD |
|  |  | DABIN_P_S_MD |
|  | DDABIN | DDABIN_MD |
|  |  | DDABIN_S_MD |
|  | DDABINP | DDABIN_P_MD |
|  |  | DDABIN_P_S_MD |
| Conversion of hexadecimal ASCII data into BIN 16-/32-bit binary data | HABIN | HABIN_MD |
|  |  | HABIN_S_MD |
|  | HABINP | HABIN_P_MD |
|  |  | HABIN_P_S_MD |
|  | DHABIN | DHABIN_MD |
|  |  | DHABIN_S_MD |
|  | DHABINP | DHABIN_P_MD |
|  |  | DHABIN_P_S_MD |
| Conversion of decimal ASCII data into 4-/8-digit BCD data | DABCD | DABCD_MD |
|  |  | DABCD_S_MD |
|  | DABCDP | DABCD_P_MD |
|  |  | DABCD_P_S_MD |
|  | DDABCD | DDABCD_MD |
|  |  | DDABCD_S_MD |
|  | DDABCDP | DDABCD_P_MD |
|  |  | DDABCD_P_S_MD |
| Read-out of comment data | COMRD | COMRD_MD |
|  |  | COMRD_S_MD |
|  | COMRDP | COMRD_P_MD |
|  |  | COMRD_P_S_MD |
| Detection of character string length | LEN | LEN_E |
|  |  | LEN_MD |
|  |  | LEN_S_MD |
|  | LENP | LEN_P_S_MD |
| Conversion of BIN 16-/32-bit binary data into character string data | STR | STR_MD |
|  |  | STR_K_MD |
|  |  | STR_S_MD |
|  | STRP | STR_P_MD |
|  |  | STR_K_P_MD |
|  |  | STR_P_S_MD |
|  | DSTR | DSTR_MD |
|  |  | DSTR_K_MD |
|  |  | DSTR_S_MD |
|  | DSTRP | DSTR_P_MD |
|  |  | DSTR_K_P_MD |
|  |  | DSTR_P_S_MD |


| Function | MELSEC Instruction MELSEC Editor | $\begin{aligned} & \text { MELSEC Instruction } \\ & \text { In } \\ & \text { IEC Editor } \end{aligned}$ |
| :---: | :---: | :---: |
| Conversion of character string data into BIN 16-/32-bit binary data | VAL | VAL_MD |
|  |  | VAL_S_MD |
|  | VALP | VAL_P_MD |
|  |  | VAL_P_S_MD |
|  | DVAL | DVAL_MD |
|  |  | DVAL_S_MD |
|  | DVALP | DVAL_P_MD |
|  |  | DVAL_P_S_MD |
| Conversion of floating point data into character string data | ESTR | ESTR_M |
|  | ESTRP | ESTRP_M |
| Conversion of character string data into decimal floating point data | EVAL | EVAL_M |
|  | EVALP | EVALP_M |
| Conversion of alphanumerical character strings into ASCII code | ASC | ASC_MD |
|  |  | ASC_K_MD |
|  |  | ASC_S_MD |
|  | ASCP | ASC_P_MD |
|  |  | ASC_P_S_MD |
|  |  | ASC_K_P_MD |
| Conversion of hexadecimal ASCII values into binary values | HEX | HEX_S_MD |
|  |  | HEX_MD |
|  |  | HEX_K_MD |
|  | HEXP | HEX_P_S_MD |
|  |  | HEX_P_MD |
|  |  | HEX_K_P_MD |
| Extraction of character string data (right part of character string) | RIGHT | RIGHT_M |
|  |  | RIGHT |
|  |  | RIGHT_E |
|  | RIGHTP | RIGHTP_M |
| Extraction of character string data (left part of character string) | LEFT | LEFT_M |
|  |  | LEFT |
|  |  | LEFT_E |
|  | LEFTP | LEFTP_M |
| Random extraction of parts from character strings | MIDR | MIDR_M |
|  | MIDRP | MIDRP_M |
| Selecting and moving parts of character strings into a character string | MIDW | MIDW_M |
|  | MIDWP | MIDWP_M |
| Search for character strings | INSTR | INSTR_M |
|  | INSTRP | INSTRP_M |
| Floating point data conversion with $B C D$ representation | EMOD | EMOD_M |
|  | EMODP | EMODP_M |
| BCD data conversion with decimal floating point format | EREXP | EREXP_M |
|  | EREXPP | EREXPP_M |

### 7.11.1 BINDA, BINDAP, DBINDA, DBINDAP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\boldsymbol{\bullet}^{1}$ | $\boldsymbol{\bullet}^{1}$ | $\bullet$ | $\boldsymbol{\bullet}^{2}$ |

${ }^{1}$ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.
${ }^{2}$ Not available for Q00JCPU, Q00CPU and Q01CPU
Devices
MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | ErrorFlag | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10 Direct J■ |  | Special Function Module U $\square$ G $\square$ | Index Register Zn | $\begin{aligned} & \text { Constant } \\ & \text { K, H (16\#) } \end{aligned}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - | - |  |
| d | - | - | $\bigcirc$ | - | - | - | - | - | - | - |  |

GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | BINDA |  |  | EINDA_MD |  |

GX
Developer $\square$

Variables

| Set Data | Meaning | Data Type |  |
| :--- | :--- | :--- | :--- |
|  |  | MELSEC | IEC |
| s | Binary data to be converted into ASCII format. | BIN 16-/32-bit | ANY16/32 |
| d | First number of device storing the conversion result. | Character <br> string | Array $[1.4] /$ <br> $[1 . .6]$ of <br> ANY16 |

## Functions Conversion of 16-/32-bit binary data into decimal values in ASCII code

BINDA Conversion of 16-bit binary data
The BINDA instruction converts a 16-bit binary value specified by s into a decimal value in ASCII code and stores it in the device specified in d (Array_d[1]) through d+3 (Array_d[4]).
$\square$

[^63]The value specified by $s$ is stored as decimal value in ASCII code beginning from d (Array_d[1]) through d+3 (Array_d[4]).


[^64]The 16-bit binary value may range from -32768 to 32767.
The results of the conversion operations are stored in $d$ as follows:
If the 16-bit binary value is positive, the sign character is stored as " 20 H ".
If the 16 -bit binary value is negative, the sign character is stored as "2Dн".
The stored sign character " 20 H " replaces the preceding zeroes.
For the value 00325 the zeroes of the digits of tenthousands and thousands are replaced by " 20 H " so that only the actually required digits are stored.
The storage of data in the device specified by $d+3$ (Array_d[4]) depends on the status of the relay SM701.
If the relay is not set, a zero " 00 H " is stored in the area d+3 (Array_d[4]). If the relay is set, the value in $\mathrm{d}+3$ (Array_d[4]) remains unchanged.

## DBINDA Conversion of 32-bit binary data

The DBINDA instruction converts 32-bit binary data specified by s and s+1 into a decimal value in ASCII code and stores it in the device specified in d (Array_d[1]) through d+5 (Array_d[6]).

${ }^{1}$ Upper 16 bits
${ }^{2}$ Lower 16 bits
${ }^{3}$ 32-bit binary data
${ }^{4}$ Sign character/ digit of billions in ASCII code
${ }^{5}$ Digit of ten millions/ digit of one hundred millions in ASCII code
${ }^{6}$ Digit of one hundred thousands/ digit of millions in ASCII code
${ }^{7}$ Digit of thousands/ digit of ten thousands in ASCII code
${ }^{8}$ Digit of tens/ digit of hundreds in ASCII code
${ }^{9} 0$ or $20 \mathrm{H} /$ digit of ones in ASCII code
${ }^{10}$ With the relay SM701 not set (0)/ with the relay SM701 set (20H)

The value specified by $s$ and $s+1$ is stored beginning from $d$ (Array_d[1]) through $d+5$ (Array_d[6]) as decimal value in ASClI code.


The 32-bit binary value specified by s may range from -2147483648 to 2147483647.
The results of the conversion operation are stored in d (Array_d[1]) through d+5 (Array_d[6]) as follows:

If the binary value is positive, the sign character is stored as " 20 H ".
If the binary value is negative, the sign character is stored as "2Dн".
The stored sign character " 20 H " replaces the preceding zeroes.
For the value 0012034560 the zeroes of the digits of billions and hundred millions are replaced by " 20 H " so that only the actually required digits are stored.

The storage of data in the upper 8 bits of the device specified by $d+5$ (Array_d[6]) depends on the status of the relay SM701.
If this relay is not set, a zero " 00 H " is stored in the area $\mathrm{d}+5$ (Array_d[6]).
If this relay is set, a space character (20н) is stored in the area d+5 (Array_d[6).

Program
Example 1

BINDAP
With leading edge from SM400, the following program outputs the value of the 16-bit binary data in W0 as decimal value in ASCII code via the BINDAP instruction. The PR instruction outputs the characters at Y 40 through Y 48 .


[^65]
## Program

## Example 2

DBINDAP
With leading edge from SM400, the following program outputs the value of the 32-bit binary data in W10 and W11 as decimal value in ASCII code via the DBINDAP instruction. The PR instruction outputs the characters at Y40 through Y48.

${ }^{1}$ Output
${ }^{2}$ Binary value

NOTE These program examples will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.11.2 BINHA, BINHAP, DBINHA, DBINHAP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\bullet^{1}$ | $\bullet^{1}$ | $\bullet$ | $\boldsymbol{\bullet}^{2}$ |

${ }^{1}$ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.
${ }^{2}$ Not available for Q00JCPU, Q00CPU and Q01CPU
Devices
MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { Error } \\ & \text { Flag } \end{aligned}$ | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ |  | ET/10 | Special Function | Index Register | Constant | Other |  |  |
|  | Bit | Word |  | Bit | Word | $\begin{aligned} & \text { Module } \\ & \text { U } \square \backslash \square \square \end{aligned}$ | Zn |  |  |  |  |
| s | $\bigcirc$ | - | - | $\bigcirc$ | $\bullet$ | - | $\bullet$ | - | - | - |  |
| d | - | - | $\bullet$ | - | - | - | - | - | - | - |  |

GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | BINHA | s |  | BINHA_MD |  |

GX
Developer


Variables

| Set Data | Meaning | Data Type |  |
| :--- | :--- | :--- | :--- |
|  |  | MELSEC | IEC |
| s | Binary data to be converted into ASCII format. | BIN 16-/32-bit | ANY16/32 |
| d | First number of device storing the conversion result. | Character <br> string | Array $[1 . .3] /$ <br> $[1 . .5]$ of <br> ANY16 |

## Functions Conversion of 16-/32-bit binary data into hexadecimal values in ASCII code

## BINHA Conversion of 16-bit binary data

The BINHA instruction converts 16-bit binary data specified by s into a hexadecimal value in ASCII code and stores it in the devices specified by d (Array_d[1]) through d+2 (Array_d[3]).
$\square$
${ }^{1}$ 16-bit binary data
${ }^{2}$ ASCII code of the 3rd digit/ ASCII code of the 4th digit
${ }^{3}$ ASCII code of the 1st digit/ ASCII code of the 2nd digit
${ }^{4}$ With the relay SM701 not set

The value specified by $s$ is stored in ASCII code in d (Array_d[1]) through d+2 (Array_d[3]).
$\square$
116 bit binary data
${ }^{2}$ With the relay SM701 not set

The 16-bit binary data specified by s may range from 0 H to FFFFh.
The conversion result is stored as 4-digit hexadecimal value in d (Array_d[1]) through d+2 (Array_d[3]).
If one of the digits is 0 , this digit is processed as value 0 (zeroes are not suppressed).

The storage of the data in the device specified by d+2 (Array_d[3]) depends on the status of the relay SM701 as follows:

If this relay is not set, a zero "00н" is stored in the area d+2 (Array_d[3]).
If this relay is set, the value in d+2 (Array_d[3]) remains unchanged.

## DBINHA Conversion of 32-bit binary data

The DBINHA instruction converts 32-bit binary data specified by s and s+1 into a hexadecimal value in ASCII code and stores it in the devices specified by $d$ (Array_d[1]) through $d+4$ (Array_d[5]).


[^66]The value "03AC625Eн" specified in s and s+1 is stored in d as follows:

| $\mathrm{s}+1 \quad \mathrm{~s}$ |  |  |  |
| :---: | :---: | :---: | :---: |
|  |  |  |  |
|  | $\begin{aligned} & d+1 \\ & d+2 \end{aligned}$ | 43 н (C) | 41 н (A) |
| 03 AC |  | 32 н (2) | 36 н (6) |
|  | d+3 | 45 н (E) | 35 н(5) |
| 1 | d+4 | 00 н |  |

${ }^{1}$ BIN 32-bit data

The 32-bit binary value specified by s and s+1 may range from 0 H to FFFFFFFFH.
The conversion result is stored as 8-digit hexadecimal value in d (Array_d[1]) through d+4 (Array_d[5]).
If one of the digits is 0 , this digit is processed as value 0 (zeroes are not suppressed).
The storage of the data in the device specified by d+4 (Array_d[5]) depends on the status of the relay SM701 as follows:

If this relay is not set, a zero " 00 H " is stored in the area $\mathrm{d}+4$ (Array_d[5]).
If this relay is set, the value in d+4 (Array_d[5]) remains unchanged.

## Program

Example 1

BINHAP
With leading edge from SM400, the following program outputs the value of the 16 -bit binary data in W0 as decimal value in ASCII code via the BINHAP instruction. The PR instruction outputs the characters at Y 40 through Y 48 .


[^67]
## Program

Example 2

DBINHAP
With leading edge from SM400, the following program outputs the value of the 32-bit binary data in W10 and W11 via the DBINHAP instruction as decimal value in ASCII code. The PR instruction outputs the characters at Y 40 through Y 48 .

${ }^{1}$ Output
${ }^{2}$ Binary value

NOTE These program examples will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages.For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.11.3 BCDDA, BCDDAP, DBCDDA, DBCDDAP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\boldsymbol{\bullet}^{1}$ | $\boldsymbol{\bullet}^{1}$ | $\bullet$ | $\boldsymbol{\bullet}^{2}$ |

${ }^{1}$ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.
${ }^{2}$ Not available for Q00JCPU, Q00CPU and Q01CPU

## Devices

MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { Error } \\ & \text { Flag } \end{aligned}$ | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10 Direct |  | Special <br> Function Module U $\square$ G■ | $\begin{aligned} & \text { Index } \\ & \text { Register } \\ & \text { Zn } \end{aligned}$ | $\underset{\$}{\text { Constant }}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s | $\bigcirc$ | $\bullet$ | - | $\bigcirc$ | $\bullet$ | - | $\bullet$ | $\bullet$ | - |  |  |
| d | - | - | - | - | - | - | - | - | - |  | 3 |

GX IEC Developer

| MELSEC Instruction List |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: |
| MELSEC |  | $\begin{aligned} & \text { ENCDDAMD } \\ & -\mathrm{ENO} \\ & -\mathrm{s} \\ & \hline \end{aligned}$ | BCDDA_MD s.d |

GX
Developer


Variables

| Set Data | Meaning | Data Type |  |
| :--- | :--- | :--- | :--- |
|  |  | MELSEC | IEC |
| s | BCD data to be converted into ASCII format. | Word | ANY16/32 |
| d | Flrst number of device storing the conversion result. | Character <br> string | Array $[1 . .3] /$ <br> $[1.5]$ of <br> ANY16 |

## Functions Conversion of 4-/ 8-digit BCD data into ASCII code

## BCDDA Conversion of 4-digit BCD data

The BCDDA instruction converts 4-digit BCD data specified by s into the ASCII format and stores it in the devices specified by d (Array_d[1]) through d+2 (Array_d[3]).

${ }^{1}$ Digit of thousands
${ }^{2}$ Digit of hundreds
${ }^{3}$ Digit of tens
${ }^{4}$ Digit of ones
${ }^{5}$ With the relay SM701 not set
${ }^{6}$ ASCII code of the 3rd digit/ ASCII code of the 4th digit
${ }^{7}$ ASCII code of the 1st digit/ ASCII code of the 2nd digit

The value 9105 specified in d is stored as follows:


The BCD value specified in s may range from 0 to 9999.
The conversion result is stored in d (Array_d[1]) through d+2 (Array_d[3]).
If one of the digits is 0 , this digit is processed as " 30 H " (zeroes are not suppressed).
The storage of the data in the device specified by d+2 (Array_d[3]) depends on the status of the relay SM701 as follows:

If this relay is not set, a zero "00н" is stored in the area d+2 (Array_d[3]).
If this relay is set, the value in d+2 (Array_d[3]) remains unchanged.

DBCDDA Conversion of 8-digit BCD data
The DBCDDA instruction converts 8 -digit BCD data specified by $s$ and $s+1$ into the ASCII format and stores it in the devices specified by d (Array_d[1]) through d+4 (Array_d[5]).

${ }^{1}$ Digit of ten millions
${ }^{2}$ Digit of millions
${ }^{3}$ Digits of hundred thousands
${ }^{4}$ Digit of ten thousands
${ }^{5}$ Digit of thousands
${ }^{6}$ Digit of hundreds
${ }^{7}$ Digit of tens
${ }^{8}$ Digit of ones
${ }^{9}$ ASCII code of the 7th digit/ ASCII code of the 8th digit
${ }^{10} \mathrm{ASCII}$ code of the 5 th digit/ ASCII code of the 6 th digit
${ }^{11} \mathrm{ASCII}$ code of the 3rd digit/ ASCII code of the 4th digit
${ }^{12} \mathrm{ASCII}$ code of the 1st digit/ ASCII code of the 2nd digit
${ }^{13}$ With the relay SM701 not set

The value 01234056 specified in s and $s+1$ is stored in d as follows:


The BCD value specified by s and s+1 may range from 0 to 99999999.
The conversion result is stored in d (Array_d[1]) through d+4 (Array_d[5]).
If one of the digits is 0 , this digit is processed as " 30 H " (zeroes are not suppressed).
The storage of the data in the device specified by $d+4$ (Array_d[5]) depends on the status of the relay SM701.
If this relay is not set, a zero " 00 H " is stored in the area $\mathrm{d}+4$ (Array_d[5]).
If this relay is set, the value in $\mathrm{d}+4$ (Array_d[5]) remains unchanged.

Operation In the following cases an operation error occurs and the error flag is set:

## Errors

- The BCD data in s exceed the range of 0 to 9999 during the execution of the BCDDA instruction (error code: 4100).
- The BCD data in s exceed the range of 0 to 99999999 during the execution of the DBCDDA instruction (error code: 4100).

Program

## Example 1

BCDDAP
With leading edge from SM400, the following program outputs the value of the 4-digit BCD data in WO as decimal value in ASCII code via the BCDDAP instruction. The PR instruction outputs the characters at Y 40 through Y 48 .


Program
Example 2

DBCDDAP
With leading edge from SM400, the following program outputs the value of the 8-digit BCD data in W10 and W11 as decimal value in ASCII code via the PR instruction. The PR instruction outputs the characters at Y40 through Y48.


NOTE These program examples will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.11.4 DABIN, DABINP, DDABIN, DDABINP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\boldsymbol{\bullet}^{1}$ | $\boldsymbol{\bullet}^{1}$ | $\bullet$ | $\boldsymbol{\bullet}^{2}$ |

${ }^{1}$ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.
${ }^{2}$ Not available for Q00JCPU, Q00CPU and Q01CPU
Devices
MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | Error Flag | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ |  | $\mathrm{ET} / 10$ | Special Function | Index Register | Constant | Other |  |  |
|  | Bit | Word |  | Bit | Word | M $\square \backslash \square \square$ |  |  |  |  |  |
| s | - | - | - | - | - | - | - | - | - |  |  |
| d | $\bullet$ | $\bullet$ | $\bullet$ | $\bigcirc$ | $\bullet$ | - | - | - | - |  | 3 |

GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | DABIN | $\stackrel{5}{8}$ |  | DABIN_MD | s.d |

GX
Developer


Variables

| Set Data | Meaning | Data Type |  |
| :--- | :--- | :--- | :--- |
|  |  | MELSEC | IEC |
| s | Storage area storing the ASCII data to be converted. | Character <br> string | Array [1..3]/ <br> $[1 . .6]$ of <br> ANY16 |
| d | Storage area storing the conversion result. | BIN 16-/32-bit | ANY16/32 |

## Functions Conversion of decimal ASCII data into BIN 16-/32-bit binary data

## DABIN Conversion of BIN 16-bit binary data

The DABIN instruction converts the decimal ASCII data specified in the area s (Array_s[1]) through s+2 (Array_s[3]) into the BIN 16-bit format and stores it in the devices specified by d.
$\square$
${ }^{1}$ ASCII code of the digit of ten thousands/ sign character
${ }^{2}$ ASCII code of the digit of hundreds/ ASCII code of the digit of thousands
${ }^{3}$ ASCII code of the digit of ones/ ASCII code of the digit of tens
${ }^{4}$ BIN 16-bit binary data

The value specified in the area s (Array_s[1]) through s+2 (Array_s[3]) is stored in d as -25018 H as follows:


The ASCII value specified by s (Array_s[1]) through s+2 (Array_s[3]) may range from -32768 to 32767.

The sign character is stored as " 20 H " if the binary value is positive.
For a negative result the value "2DH" is stored.
Each stored digit of the ASCII code may range from "30н" to "39н".
If a digit contains the value " 20 H " or " 00 H ", this value will be overwritten automatically with the value " 30 н".

## DDABIN Conversion into BIN 32-bit data

The DDABIN instruction converts the decimal ASCII data specified in the area s (Array_s[1]) through s+5 (Array_s[6]) into the BIN 32-bit format and stores it in the devices specified by d and $\mathrm{d}+1$.

${ }^{1}$ BIN 32-bit binary data
${ }^{2}$ Lower 16-bit
${ }^{3}$ Upper 16-bit
${ }^{4} \mathrm{ASCII}$ code of the digit of billions/ sign character
${ }^{5}$ ASCII code of the digit of ten millions/ ASCII code of the digit of hundred millions
${ }^{6}$ ASCII code of the digit of hundred thousands/ ASCII code of the digit of millions
${ }^{7}$ ASCII code of the digit of thousands/ ASCII code of the digit of ten thousands
${ }^{8}$ ASCII code of the digit of tens/ ASCII code of the digit of hundreds
${ }^{9}$ Is ignored/ ASCII code of the digit of tens

The value specified in the area s (Array_s[1]) through s+5 (Array_s[6]) is stored in d as -1234543210 H as follows:


The ASCII value specified in s (Array_s[1]) through s+5 (Array_s[6]) may range from -2147483648 to 2147483647.

The sign character is stored as " 20 H " if the binary value is positive.
For a negative result the value "2Dн" is stored.
Each stored digit of the ASCII code may range from "30н" to "39н".
If a digit contains the value " 20 H " or " 00 H ", this value will be overwritten automatically with the value "30н".

Operation In the following cases an operation error occures and the error flag is set:

## Errors

- The sign character stored in the lower 16 bits of the device s (Array_s[1]) contains a value different from "30H" to "39H, "20H" or "00H" (error code 4100).
- The ASCII code stored in the area s (Array_s[1]) through s+5 (Array_s[6]) contains values different from "30H" to "39H, "20H" to "00H" (error code 4100).
- The ASCII code stored in the area s (Array_s[1]) through s+5 (Array_s[6]) exceeds the following range of values:
For the DABIN instruction -32768 to 32767
For the DDABIN instruction $\quad-2147483648$ to 2147483647 (error code 4100).


## Program

Example 1

## DABINP

With leading edge from SM400, the following program converts the five-digit decimal ASCII value in D20 (var_D20 Array [0]) through D22 (var_D20 Array [2]) into a binary value and stores it in DO.


[^68]
## Program

Example 2

DDABINP
With leading edge from SM400, the following program converts the ten-digit decimal ASCII value in D20 (var_D20 Array [0]) through D25 (var_D20 Array [5]) into a binary value and stores it in D10 and D11.

${ }^{1}$ Is read as +0003968370
${ }^{2}$ Binary value

These program examples will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.11.5 HABIN, HABINP, DHABIN, DHABINP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\bullet^{1}$ | $\boldsymbol{\bullet}^{1}$ | $\bullet$ | $\boldsymbol{\bullet}^{2}$ |

${ }^{1}$ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.
${ }^{2}$ Not available for Q00JCPU, Q00CPU and Q01CPU

## Devices

MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { Error } \\ & \text { Flag } \end{aligned}$ | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | $\begin{gathered} \text { MELSECNET/10 } \\ \text { Direct J } \end{gathered}$ |  | Special Function Module | Index Register Zn | $\underset{\$}{\text { Constant }}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s | - | - | - | - | - | - | - | - | - |  |  |
| d | $\bullet$ | $\bullet$ | $\bullet$ | $\bigcirc$ | $\bullet$ | $\bullet$ | $\bullet$ | - | - | SMO | 3 |

GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC | HABIN | $\begin{aligned} & s \\ & d \end{aligned}$ |  | HABIN_MD s.d |

GX
Developer


Variables

| Set Data | Meaning | Data Type |  |
| :--- | :--- | :--- | :--- |
|  |  | MELSEC | IEC |
| s | Storage area storing the ASCII data to be converted. | Character <br> string | ANY32/Array <br> $[1.4]$ of <br> ANY16 |
| d | Storage area storing the conversion result. | BIN 16-/32-bit | ANY16/32 |

## Functions Conversion of hexadecimal ASCII data into BIN 16-/32-bit binary data

## HABIN Conversion into BIN 16-bit data

The HABIN instruction converts the hexadecimal ASCII data in the device specified by $s$ and $\mathrm{s}+1$ into the BIN 16-bit binary format and stores it in the devices specified by d .

${ }^{1}$ ASCII code for the 3rd digit/ ASCII code for the 4th digit
${ }^{2}$ ASCII code for the 1st digit/ ASCII code for the 2nd digit
${ }^{3}$ BIN 16-bit binary data

The value "5A8Dн" specified in s through s+1 is stored after being processed as follows:
$\square$

The ASCII value specifed in s through s+1 may range from 0000h to FFFFH.
Each stored digit of the ASCII code may range from " 30 H " to " 39 H " and " 41 H " und " 46 H ".

## DHABIN Conversion into BIN 32-bit data

The DHABIN instruction converts the hexadecimal ASCII data specified in the area s (Array_s[1]) through s+3 (Array_s[4]) into the BIN 32-bit format and stores it in the devices specified by $d$ and $d+1$.

${ }^{1}$ ASCII code of the 7th digit/ ASCII code of the 8th digit
${ }^{2}$ ASCII code of the 5th digit/ ASCII code of the 6th digit
${ }^{3}$ ASCII code of the 3rd digit/ ASCII code of the 4th digit
${ }^{4}$ ASCII code of the 1st digit/ ASCII code of the 2nd digit
${ }^{5}$ Upper 16 bits
${ }^{6}$ Lower 16 bits
${ }^{7}$ BIN 32-bit binary data

The value "5CB807E1" specified in s (Array_s[1]) through s+3 (Array_s[4]) is stored after being processed in $d$ and $d+1$ as follows:


The ASCII value specified in s (Array_s[1]) through s+3 (Array_s[4]) may range from 00000000н and FFFFFFFFFн.

Each stored digit of the ASCII code may range from "30н" to " 39 H " and " 41 H " und " 46 H ".

## Operation Errors

In the following cases an operation error occurs and the error flag is set:

- The ASCII code stored in the area s (Array_s[1]) through s+3 (Array_s[4]) exceeds the relevant range of " 30 H " to " 39 H " and " 41 H " to " 46 H " (error code 4100 ).


## Program

## Example 1

HABINP
With leading edge from SM400, the following program converts the 4-digit ASCII value in D20 (var_D20 Array [0]) through D21 (var_D20 Array [1]) into a binary value and stores it in D0.


## Program

## Example 2

DHABINP
With leading edge from SM400, the following program converts the 8-digit ASCII value in D20
(var_D20 Array [0]) through D23 (var_D20 Array [3]) into a binary value and stores it in D10 and D11.


NOTE These program examples will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.11.6 DABCD, DABCDP, DDABCD, DDABCDP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\bullet^{1}$ | $\bullet^{1}$ | $\bullet$ | $\boldsymbol{\bullet}^{2}$ |

${ }^{1}$ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.
${ }^{2}$ Not available for Q00JCPU, Q00CPU and Q01CPU

Devices
MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | ErrorFlag | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10 Direct J■ |  | Special Function Module U $\square$ G $\square$ | Index Register Zn | Constant <br> \$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s | - | - | - | - | - | - | - | - | - |  |  |
| d | - | $\bullet$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bullet$ | $\bigcirc$ | - | - | SMO | 3 |

GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | DABCD | s |  | DABCD_MD | s.d |

GX
Developer


Variables

| Set Data | Meaning | Data Type |  |
| :--- | :--- | :--- | :--- |
|  |  | MELSEC | IEC |
| s | Storage area storing the ASCII data to be converted. | Character <br> string | ANY32/ <br> Array [1..4] of <br> ANY16 |
| d | Storage area storing the conversion result. | 4-/8-digit <br> BCD data | ANY16/32 |

## Functions Conversion of decimal ASCII data into 4-/8-digit BCD data

## DABCD Conversion into 4-digit BCD data

The DABCD instruction converts the decimal ASCII data in s and s+1 into the 4-digit BCD data format and stores it in the devices specified by d .


[^69]The value 8765 specified in $s$ and $s+1$ is stored in $d$ as follows:


The ASCII value specified in sthrough s+1 may range from 0 to 9999.
Each stored digit of the ASCII code may range from "30н" to "39н".
If a digit contains the value " 20 H " or " 00 H ", this value will be overwritten automatically with the value " 30 н".

## DDABCD Conversion into 8-digit BCD data

The DDABCD instruction converts the ASCII data specified in the area s (Array_s[1]) through $s+3$ (Array_s[4]) into the 8 -digit BCD format and stores it in the devices specified in $d$ and $d+1$.

${ }^{1}$ ASCII code of the digit of millions/ ASCII code of the digit of ten millions
${ }^{2}$ ASCII code of the digit of ten thousands/ ASCII code of the digit of hundred thousands
${ }^{3}$ ASCII code of the digit of hundreds/ ASCII code of the digit of thousands
${ }^{4}$ ASCII code of the digit of ones/ ASCII code of the digit of tens
${ }^{5}$ Digit of ten millions
${ }^{6}$ Digit of millions
${ }^{7}$ Digit of hundred thousands
${ }^{8}$ Digit of ten thousands
${ }^{9}$ Digit of thousands
${ }^{10}$ Digit of hundreds
${ }^{11}$ Digit of tens
${ }^{12}$ Digit of ones

The value 87654321 specified in s (Array_s[1]) through s+3 (Array_s[4]) is stored in d and d+1 as follows:


The ASCII value specified in s (Array_s[1]) through s+3 (Array_s[4]) may range from 0 to 99999999.

Each stored digit of the ASCII code may range from "30н" to "39н".
If a digit contains the value " 20 H " or " 00 H ", this value will be overwritten automatically with the value " 30 H ".

Operation In the following cases an operation error occurs and the error flag is set:

## Errors

- The ASCII code in the separate registers from s (Array_s[1]) to s+3 (Array_s[4]) exceeds the relevant range from " 30 H " to " 39 H " (error code 4100).


## Program

## Example 1

DABCDP
With leading edge from SM400, the following program converts the ASCII value in D20 (var_D20 Array [0]) through D21 (var_D20 Array [1]) into a 4-digit BCD value and outputs it at Y40 through Y4F.


Program
Example 2

DDABCDP
With leading edge from SM400, the following program converts the ASCII value in D20 (var_D20 [0]) through D23 (var_D20 [3]) into an 8-digit BCD value, stores the result in D10 and D11, and outputs it at Y40 through Y5F.


### 7.11.7 COMRD, COMRDP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\boldsymbol{\bullet}^{1}$ | $\boldsymbol{\bullet}^{1}$ | $\bullet$ | $\boldsymbol{\bullet}^{2}$ |

${ }^{1}$ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.
${ }^{2}$ Not available for Q00JCPU, Q00CPU and Q01CPU
Devices
MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | Error Flag | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10 Direct J $\square$ |  | Special Function Module U■G■ | Index Register Zn | $\begin{aligned} & \text { Constant } \\ & \text { K, H (16\#) } \end{aligned}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  | $\begin{aligned} & \text { BLIS, BL } \\ & \text { TR, BL, } \end{aligned}$ $\mathrm{P}, \mathrm{I}, \mathrm{~J}, \mathrm{u}$ |  |  |
| s | - | - | $\bullet$ | - | - | - | - | - | $\bullet$ |  |  |
| d | - | - | - | - | - | - | - | - | - | SMO | 3 |

GXIEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC | COMRD | $\stackrel{s}{s}$ |  | COMRD_MD s.d |

GX
Developer


Variables

| Set Data | Meaning | Data Type |  |
| :--- | :--- | :--- | :--- |
|  |  | IEC |  |
| s | First number of device storing comment data to be read. | Device <br> number | ANY16 |
| d | First number of device to store read comment data. | Character <br> string | Array [1..8] of <br> ANY16 |

## Functions Reading device comment data

## COMRD Read instruction

The COMRD instruction reads comment data from the device specified by $s$ and stores it as ASCII code in the area d (Array_d[1]) through d+7 (Array_d[8]).

${ }^{1}$ Comment data
${ }^{2}$ ASCII code of the 2nd character/ ASCII code of the 1st character
${ }^{3}$ ASCII code of the 4th character/ ASCII code of the 3rd character
${ }^{4}$ ASCII code of the 6th character/ ASCII code of the 5th character
${ }^{5}$ ASCII code of the 8th character/ ASCII code of the 7th character
${ }^{6}$ ASCII code of the 30th character/ ASCII code of the 29th character
${ }^{7}$ ASCII code of the 32th character/ ASCII code of the 31th character
${ }^{8}$ Stores at maximum 32 characters.

The comment data stored in $s$ with the character string "NO. 1 LINE START" will be stored from d (Array_d[1]) on, as follows:

|  | b15-------b7b8---------b0 |  |  |
| :---: | :---: | :---: | :---: |
|  | d | $\mathrm{F}_{\mathrm{H}}(0)$ | $4 \mathrm{E}_{\mathrm{H}}(\mathrm{N})$ |
|  | d+1 | $31_{H}(1)$ | $2 \mathrm{E}_{\mathrm{H}}$ (.) |
|  | d+2 | $4 \mathrm{CH}_{\mathrm{H}}(\mathrm{L})$ | 20 H |
| NO.1 $1_{\mu}$ LINE $_{\mu}$ START | d+3 | $4 \mathrm{EH}_{\mathrm{H}}(\mathrm{N})$ | 49 ${ }_{\text {H }}$ (I) |
|  | d+4 | 20 H | 45 ${ }^{\text {H (E) }}$ |
|  | $d+5$ | $54{ }_{\text {H }}(\mathrm{T})$ | 53 H (S) |
|  | d+6 | $52_{H}(\mathrm{R})$ | 41\% (A) |
|  | $d+7$ | $00_{\mathrm{H}}$ | 54 н (T) |

The address area of the devices specified by s must be located within the address area for comment data.

If no comment is specified by s, the characters are converted into blank characters.
A comment must not exceed the maximum length of 32 characters.
The content of the byte following the last character depends on the status of the special relay SM701 as follows:
If SM701 is not set, a zero is stored
If SM701 is set, no changes are made.
SM720 is set for one scan after the execution of the COMRD instruction has been finished.

SM721 is ON during the execution of the COMRD instruction. If SM721 is already set, when the COMRD instruction is started, no processing will be performed.

Operation In the following cases an operation error occurs and the error flag is set:
Errors

- The address area of the device specified by s exceeds the comment data range (error code 4100).
- The $\operatorname{COMRD}(\mathrm{P})$ instruction is executed while a comment is written during RUN (error code 4100).
- The designated file does not exist (error code 2410)

NOTE A CPU of the System Q completes the processing of the COMRD (P) after several scans. A QnA CPU completes the processing immediately.
The starting signal (command) of the $\operatorname{COMRD}(\mathrm{P})$ instruction is disabled when it is turned ON before an other COMRD $(P)$ instruction is completed (SM720 must have been ON).
Two or more file comments cannot be accessed simultaneously.
The following instructions cannot be executed simultaneously because the use SM721 in common:

| Instruction | ON during <br> execution | ON for one scan after the executi- <br> on of the instruction is complete | ON after the execution of the instruction is <br> complete with error |
| :---: | :---: | :---: | :---: |
| S.FREAD <br> S.FWRITE | SM721 | Bit designated by instruction | Bit designated by instruction + next Bit |
| PRRC <br> COMRD |  | SM720 |  |

Program
Example

COMRDP
With leading edge from X1C, the following program stores a comment specified in D100, as ASCII code in W0 (var_W0 Array [0]) through W7 (var_W0 Array [7]).


NOTE This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.11.8 LEN, LENP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\boldsymbol{\bullet}^{1}$ | $\boldsymbol{\bullet}^{1}$ | $\bullet$ | $\boldsymbol{\bullet}^{2}$ |

${ }^{1}$ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.
${ }^{2}$ Not available for Q00JCPU, Q00CPU and Q01CPU

Devices
MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | Error Flag | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ |  | $\mathrm{ET} / 10$ | Special Function | Index Register | Constant | Other |  |  |
|  | Bit | Word |  | Bit | Word | $\begin{aligned} & \text { Module } \\ & \text { U } \square \mathbf{G} \square \end{aligned}$ |  |  | U |  |  |
| s | - | - | - | - | - | - | - | - | - |  |  |
| d | $\bigcirc$ | $\bullet$ | $\bullet$ | $\bigcirc$ | $\bullet$ | $\bullet$ | $\bigcirc$ | - | - | SM0 | 3 |

GX IEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | s | $\begin{array}{ll} - \text { EN }^{\text {LEN_SMD }} \\ -\mathrm{s} & \text { ENO } \\ \hline \end{array}$ | LEN_S_MD | s.d |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | First number of device storing a character string of which the length is to be <br> detected. | Character string |
| d | Address area storing the detected length of the character string. | BIN 16-bit |

## Functions Detecting the length of character strings

## LEN Length detection

The length instruction detects the length of a character string specified in s and stores the result in the device specified by d .


1 2nd character/ 1st character
${ }^{2}$ 4th character/ 3rd character
${ }^{3}$ 6th character/ 5th character
${ }^{4}$ nth character
${ }^{5}$ End of character string
${ }^{6}$ Length of character string

The charater string "ABCDEFGHI" stored in s is stored in d as " 9 " as follows:


The character string stored in s is being processed until the character code " 00 H " is read. The result is stored in d.

Operation In the following cases an operation error occurs and the error flag is set:

## Errors

## Program

Example

LENP
With leading edge from SM400, the following program processes the character string stored in DO, detects its length and outputs the character string as 4-digit BCD data at Y40 through Y4F.

${ }^{1}$ Characters following the character code " 00 H " are omitted (only the length of the character string "MITSUBISHI" is detected)
note
This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.11.9 STR, STRP, DSTR, DSTRP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\boldsymbol{\bullet}^{1}$ | $\boldsymbol{\bullet}^{1}$ | $\bullet$ | $\boldsymbol{\bullet}^{2}$ |

${ }^{1}$ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.
${ }^{2}$ Not available for Q00JCPU, Q00CPU and Q01CPU

## Devices

MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { Error } \\ & \text { Flag } \end{aligned}$ | $\begin{aligned} & \text { Number } \\ & \text { No steps } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\underset{\text { Register }}{\text { File }}$ | MELSECNET/10 Direct J $\square$ |  | Special Function Madia | $\begin{gathered} \text { Index } \\ \text { Register } \\ \text { Zn } \end{gathered}$ | $\begin{aligned} & \text { Constant } \\ & \mathrm{K}, \mathrm{H}(16 \#) \end{aligned}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s1 | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - | - |  |  |
| s2 | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - | sm0 | 4 |
| d | - | $\bullet$ | - | - | - | - | - | - | - |  |  |

GXIEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | $\begin{aligned} & s 1 \\ & s 2 \\ & s 2 \\ & d \end{aligned}$ |  | STR_MD | s1.s2.d |

GX Developer


Variables

| Set Data | Meaning | Data Type |  |
| :--- | :--- | :--- | :--- |
|  |  | MELSEC | IEC |
| s1 | First number of device storing the number of digits of the numerical <br> value to be converted. | BIN 16-bit | ANY32 |
| s2 | Binary data to be converted. | BIN 16-/32-bit ANY16/32 |  |
| d | First number of device storing the converted character string. | Character <br> string | Array [1..5]/ <br> $\left[\begin{array}{l}\text { [1..6] of } \\ \text { ANY16 }\end{array}\right.$ |

## Functions Conversion of BIN 16-/32-bit binary data into character strings

## STR Conversion of BIN 16-bit binary data

The STR instruction adds a decimal point to the BIN 16-bit binary value in the device specified by s2 to the digit specified by the devices s1 and (s1)+1, converts the data into a character string, and stores it in the area of the devices specified by $d$ (Array_d[1]) through $d+4$ (Array_d[5]).

${ }^{1}$ Total of all digits
${ }^{2}$ Decimal places
${ }^{3}$ Sign
${ }^{4}$ Binary value
${ }^{5}$ End of character string indication, automatically placed.
${ }^{6}$ Character position in ASCII; total of digits $-1 /$ ASCII code of the sign
${ }^{7}$ Character position in ASCII; total of digits $-3 /$ character position in ASCII; total of digits -2
${ }^{8}$ Character position in ASCII; total of digits -5 / character position in ASCII; total of digits -4
${ }^{9}$ Character position in ASCII; total of digits -7/ character position in ASCII; total of digits -6
${ }^{10}$ Total of all digits


The number of digits that can be stored in the device specified by s1 ranges from 2 to 8 .
The number of decimal places that can be stored in the devices specified by ( s 1 ) +1 ranges from 0 to 5 and must not exceed the number of digits minus 3 .

The BIN 16-bit data that can be stored in the device specified by s2 must range from -32768 to 32767 .

After the conversion into a character string, the string is stored in the devices specified by d (Array_d[1]) through d+4 (Array_d[5]) as follows:

A positive sign of the binary data is stored as ASCII character "20н" (blank).
A negative sign of the binary data is stored as ASCII character "2Dн" ("minus"- character).

If the number of decimal places is greater than zero, the decimal point "2Eн" (.) is placed automatically before the first digit specified.


If the number of decimal places equals zero, the decimal point character "2DH" (.) is not placed.
If the number of decimal places is greater than the number of digits of the binary value, the missing digits are replaced by zeroes, the binary value is shifted to the right, and the decimal point is placed accordingly ( $0 . \square \square \square \square \square$ ).


If the number of digits, sign and decimal point included, is greater than the number of digits in the binary value, the missing digits between sign and numerical value are replaced by " 20 H " (blanks) automatically.


At the end of the converted character string the character code " 00 H " is stored automatically.

## DSTR Conversion of BIN 32-bit data

The DSTR instruction adds a decimal point to the BIN 32-bit binary value in the device specified by s2 and (s2)+1 to the digit specified by the devices s1 and (s1)+1, converts the data into a character string, and stores it in the area of the devices specified by d (Array_d[1]) through d+5 (Array_d[6]).

${ }^{1}$ Total of all digits
${ }^{2}$ Decimal places
${ }^{3}$ Sign
${ }^{4}$ Upper 16 Bit
${ }^{5}$ Lower 16 Bit
${ }^{6}$ Binary value
${ }^{7}$ End of character string indication, automatically placed.
${ }^{8}$ Character position in ASCII; total of digits $-1 /$ ASCII code of the sign
${ }^{9}$ Character position in ASCII; total of digits $-3 /$ character position in ASCII; total of digits -2
${ }^{10}$ Character position in ASCII; total of digits $-5 /$ character position in ASCII; total of digits -4
${ }^{11}$ Character position in ASCII; total of digits -7/ character position in ASCII; total of digits -6
${ }^{12}$ Character position in ASCII; total of digits -9/ character position in ASCII; total of digits -8
${ }^{13}$ End of character string inditcation/ character position in ASCII; total of digits -10
${ }^{14}$ Total of all digits


The number of digits that can be stored in the device specified by s1 ranges from 2 to 13.
The number of decimal places that can be stored in the devices specified by ( s 1 ) +1 ranges from 0 to 10 and must not exceed the number of digits minus 3 .
The BIN 32-bit data that can be stored in the device specified by s2 and (s2)+1 must range from -2147483648 and 32147483647.

After the conversion into a character string, the string is stored in the devices specified by d (Array_d[1]) bis d+5 (Array_d[6]) as follows:
A positive sign of the binary data is stored as ASCII character "20н" (blank).
A negative sign of the binary data is stored as ASCII character "2Dн" ("minus"- character).
If the number of decimal places is greater than zero, the decimal point "2Ен" (.) is placed automatically before the first digit specified.

${ }^{1}$ Total of all digits
${ }^{2}$ Number of decimal places
${ }^{3}$ Binary value
${ }^{4}$ Decimal point placed automatically
${ }^{5}$ Decimal places

If the number of decimal places equals zero, the decimal point character "2Dн" (.) is not placed.
If the number of decimal places is greater than the number of digits of the binary value, the missing digits are replaced by zeroes, the binary value is shifted to the right, and the decimal point is placed accordingly ( $0 . \square \square \square \square$ ).

${ }^{1}$ Total of all digits
${ }^{2}$ Decimal places
${ }^{3}$ Binary value
${ }^{4}$ Zeroes and decimal point placed automatically

If the number of digits, sign and decimal point included, is greater than the number of digits in the binary value, the missing digits between sign and numerical value are replaced by " 20 H " (blanks) automatically.


At the end of the converted character string the character code " 00 H " is stored automatically.

Operation Errors

In the following cases an operation error occurs and the error flag is set:

- The number of digits stored in $s 1$ exceeds the range of values specified below (error code 4100):
Range of values for the STR instruction: 2 to 8
Range of values for the DSTR instruction: 2 to 13
- The number of decimal places stored in (s1)+1 exceeds the range of values specified below (error code 4100):
Range of values for the STR instruction: 0 to 5
Range of values for the DSTR instruction: 0 to 10
- The values stored in s1 and (s1)+1 do not correspond to the following relation:

The total of all digits minus 3 is greater than or equal to the number of decimal places (error code 4100).

- The number of digits stored in $s 1$ and ( $s 1$ )+1 is less than the digits of the binary values in s2 and (s2)+1 (error code 4100).
- The area storing the character string specified from d (Array_d[1]) onwards exceeds the relevant device range (error code 4100).


## Program

Example 1

STRP
With leading edge from X0, the following program converts the binary value specified by D10 corresponding to the number of digits specified in D0 and D1. The result is stored in the area from D20 (var_D20 Array [1]) through D23 (var_D20 Array [4]).


## Program DSTRP

## Example 2

With leading edge from XO , the following program converts the binary value specified in D10 and D11corresponding to the number of digits specified in D0 and D1. The result is stored in the area from D20 (var_D20 Array [1]) through D26 (var_D20 Array [7]).


NOTE These program examples will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.11.10 VAL, VALP, DVAL, DVALP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\bullet^{1}$ | $\bullet^{1}$ | $\bullet$ | $\bullet^{2}$ |

${ }^{1}$ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.
${ }^{2}$ Not available for Q00JCPU, Q00CPU and Q01CPU
Devices MELSEC Q

| Usable Devices |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { Error } \\ & \text { Flag } \end{aligned}$ | Numberof steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10 Direct J $\square$ |  | SpecialFunction Madule U $\square$ G $\square$ | $\begin{gathered} \text { Index } \\ \text { Register } \\ \mathrm{Zn} \end{gathered}$ | Constant | Other |  |  |
| Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| - | $\bullet$ | - | - | - | - | - | $\bullet$ | - |  |  |
| - | $\bullet$ | $\bullet$ | - | - | - | - | - | - | Sm0 | 4 |
| $\bullet$ | - | - | - | $\bullet$ | $\bullet$ | - | - | - |  |  |

GX IEC
Developer


GX
Developer


Variables

| Set Data | Meaning | Data Type |  |
| :--- | :--- | :--- | :--- |
|  |  | MELSEC | IEC |
| s | First number of device storing the character string of the binary data <br> to be converted. | Character <br> string | Array [1..5]/ <br> $[1 . .7]$ of <br> ANY16 |
| d1 | First number of device storing the number of digits of the binary data <br> after conversion. | BIN 16-bit | ANY32 |
| d2 | Initial number of device storing the converted binary data. | BIN 16-/32-bit | ANY16/32 |

## Functions Conversion of character strings into BIN 16-/32-bit binary data

## VAL Conversion into BIN 16-bit binary data

The VAL instruction converts the character strings stored in the area s (Array_s[1]) through s+4 (Array_s[5]) into BIN 16-bit data. The number of digits and the binary value are stored in d1, (d1)+1, and d2.
For the conversion into the BIN 16-bit data format all data in the area s (Array_s[1]) through $\mathrm{s}+4$ (Array_s[5]) is recognized as character string up to the character code " 00 H ".

${ }^{1}$ ASCII code for the 1st character/ ASCII code for the sign
${ }^{2}$ ASCII code for the 3rd character/ ASCII code for the 2nd character
${ }^{3}$ ASCII code for the 5th character/ ASCII code for the 4th character
${ }^{4}$ ASCII code for the 7th character/ ASCII code for the 6th character
${ }^{5}$ Indicates the end of the character string
${ }^{6}$ Sign character
${ }^{7}$ 1st character
${ }^{8}$ 2nd character
${ }^{9} 7$ th character
${ }^{10}$ Total of all digits
${ }^{11}$ Number of decimal places
${ }^{12}$ Integer value, the decimal point is not processed
${ }^{13}$ BIN 16-bit

The character string "-123.45" in the area s (Array_s[1]) through s+4 (Array_s[5]) is to be converted. The result will be stored in d1, (d1)+1 and d2 as follows:


The number of all characters stored in s (Array_s[1]) through s+4 (Array_s[5]) may range from 2 to 8.

The number of possible decimal places stored in the area s (Array_s[1]) through s+4 (Array_s[5]) may range from 0 to 5 . In general the number of decimal places must not exceed the total of all digits minus 3 .

The numerical value of a character string to be converted with the decimal point ignored must range from -32768 to 32767.
The numerical value of the ASCII character string with the sign character and decimal point ignored must range from " 30 н" and " 39 н".

A positive sign of the binary data is stored as ASCII character "20н" (blank).
A negative sign of the binary data is stored as ASCII character "2Dн" ("minus"- character).
The ASCII character "2Ен" is stored as decimal point.
The total of all digits stored in d1, (d1)+1, and d2 contains all characters that represent the numerical value as well as the sign character d1 and the decimal places (d1)+1.

In the binary data stored in d2 after the conversion the decimal point is ignored.
If the characters " 20 H " (blank) or " 30 H " (zero) are stored between character sign and first numerical value, these are ignored for the conversion.


[^70]
## DVAL Conversion into BIN 32-bit data

The DVAL instruction converts the character strings stored in s (Array_s[1]) through s+6 (Array_s[7]) into BIN 32-bit data. The number of digits and the binary value are stored in d1, (d1) +1 , d2 and (d2)+1.
For the conversion into the BIN 32-bit binary format all data in the area s (Array_s[1]) through $\mathrm{s}+6$ (Array_s[7]) up to the character code " 00 H " are recognized as character string.

${ }^{1}$ ASCII code for the 1st character/ ASCII code for the sign character
${ }^{2}$ ASCII code for the 3rd character/ ASCII code for the 2nd character
${ }^{3}$ ASCII code for the 5th character/ ASCII code for the 4th character
${ }^{4}$ ASCII code for the 7th character/ ASCII code for the 6th character
${ }^{5}$ ASCII code for the 9th character/ ASCII code for the 8th character
${ }^{6}$ ASCII code for the 11th character/ ASCII code for the 10th character
${ }^{7}$ ASCII code for the zero character/ ASCII code for the 12th character
${ }^{8}$ Indicates the end of the character string
${ }^{9}$ Sign character
${ }^{10} 1$ st character
${ }^{11} 2$ nd character
${ }^{12} 12$ th character
${ }^{13}$ Total of all digits
${ }^{14}$ Number of decimal places
${ }^{15}$ Integer value, the decimal point is not processed
${ }^{16}$ BIN 32-bit


The total of all characters stored in s (Array_s[1]) through s+6 (Array_s[7]) may range from 2 to 13 .

The number of possible decimal places stored in the area s (Array_s[1]) through s+6 (Array_s[7]) may range from 0 to 10. In general the number of decimal places must not exceed the total of all digits minus 3.

The numerical value of a character string to be converted with the decimal point ignored must range from -2147483648 to 2147483647.
The numerical value of the ASCII character string with the sign character and decimal point ignored must range from "30н" and "39н".

A positive sign of the binary data is stored as ASCII character "20н" (blank).
A negative sign of the binary data is stored as ASCII character "2Dн" ("minus"- character).
The ASCII character "2Ен" is stored as decimal point.
The total of all digits stored in d1, (d1)+1, d2, and (d2)+1 contains all characters that represent the numerical value as well as the sign character d 1 and the decimal places (d1)+1.

In the binary data stored in d2 and (d2)+1 after the conversion the decimal point is ignored.
If the characters " 20 H " (blank) or " 30 H " (zero) are stored between character sign and first numerical value, these are ignored for the conversion.

${ }^{1}$ These characters are not processed
${ }^{2}$ Total of all digits
${ }^{3}$ Number of decimal places
${ }^{4}$ BIN 32-bit binary value

${ }^{1}$ Sign character
${ }^{2}$ These characters are not processed
${ }^{3}$ Total of all digits
${ }^{4}$ Number of decimal places
${ }^{5}$ BIN 32-bit binary value

Operation Errors

In the following cases an operation error occurs and the error flag is set:

- The total of all digits stored from s (Array_s[1]) onwards exceeds the range of values from 2 to 8 (VAL) or 2 to 13 (DVAL) respectively (error code 4101).
- The number of decimal places stored in (d1)+1 exceeds the range of values from 0 to 5 (VAL) or 0 to 10 (DVAL) respectively (error code 4100).
- The total of all digits minus 3 is greater than or equal to the number of decimal places (error code 4100).
- Different ASCII characters than "20H" or "2DH" were stored for the character sign (error code 4100).
- Different ASCII characters than "30н", "39н", or "2Ен" were stored in a value (error code 4100).
- More than one decimal point is stored in one value (error code 4100).
- The binary value exceeds the range of values from -32768 to 32767 (VAL) or -2147483648 to 2147483647 (DVAL) after the conversion (error code 4100).
- The ASCII character " 00 H " is placed to the wrong digit (error code 4100).


## Program

VALP
With leading edge from XO , the following program converts the character string stored in the area D20 (var_ D20 Array [1]) through D23 (var_ D20 Array [4]) into an integer value, converts this value into a BIN 16-bit binary value, and stores it in DO.


## Program

## Example 2

DVALP
With leading edge from XO , the following program converts the character string stored in the area D20 (var_ D20 Array [1]) through D24 (var_ D20 Array [5]) into an integer value, converts this value into a BIN 32-bit value, and stores it in D0 and D1.


NOTE These program examples will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.11.11 ESTR, ESTRP

CPU

| AnS | AnN | AnA, AnAS | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\boldsymbol{\bullet}^{1}$ |

${ }^{1}$ Not available for Q00JCPU, Q00CPU and Q01CPU

Devices
MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | Error | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10 Direct J $\square \square$ |  | Special Function Module Uप\G | Index Register Zn | $\underset{E}{\text { Constant }}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s1 | - | $\bullet$ | $\bullet$ | - | $\bullet$ | $\bullet$ | - | $\bullet$ | - | SMO | 4 |
| s2 | - | - | - | - | - | - | - | - | - |  |  |
| d | - | - | $\bullet$ | - | - | - | - | - | - |  |  |

GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instr | List |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | ESTR | s1 $s 2$ d1 |  | ESTR_M | $s 1, s 2 . d 1$ |

GX
Developer


Variables

| Set Data | Meaning | Data type |  |
| :--- | :--- | :--- | :--- |
|  | MELSEC | IEC |  |
| s1 | Floating point data to be converted or initial number of device storing <br> such data. | Real number | Real number |
| s2 | First number of device storing the data format of the numeric data to <br> be converted. | BIN 16-bit | Array [1..3] of <br> ANY16 |
| d | First number of device storing the converted data. | Character <br> string | Character <br> string |

## Functions Conversion of floating point data into character string data

## ESTR Conversion of floating point data

The ESTR instruction converts the floating point data (real numbers) in s1 and (s1)+1 into character string data. The data format of the character string is specified in s2 (Array_s2[1]) through (s2)+2 (Array_s2[3]). The result is stored from d onwards.
The data format after the conversion depends on the data format in s2 (Array_s2[1]) through (s2)+2 (Array_s2[3]).

${ }^{1}$ Data format (decimal format "0"/ exponential format "1")
${ }^{2}$ Total of all digits
${ }^{3}$ Number of decimal places
${ }^{4}$ Sign character
${ }^{5}$ Floating point data (real number)
${ }^{6}$ End of character string, placed automatically
${ }^{7}$ Character position in ASCII; total of digits $-1 /$ ASCII code of the sign
${ }^{8}$ Character position in ASCII; total of digits $-3 /$ character position in ASCII; total of digits -2
${ }^{9}$ Character position in ASCII; total of digits $-5 /$ character position in ASCII; total of digits -4
${ }^{10}$ Character position in ASCII; total of digits -7/ character position in ASCII; total of digits -6

## Decimal format

The real number -1.23456 is converted into a character string with a total of 8 digits ( 3 decimal places included). The result is stored from d onwards.

${ }^{1}$ Sign character
${ }^{2}$ Floating point data (real number)
${ }^{3}$ End of character string, automatically placed

The total number of all digits of the number in (s2)+1 (Array_s2[2]) to be converted is represented as follows:

If the number of decimal places is zero, the total number of digits is $>=2$.
If the number of the decimal places is a different value, the total number of all digits is 3 plus the number of decimal places.

The number of decimal places that has to be specified must range within 0 and 7 . In general, the number of decimal places must be less than or equal to the total number of all digits minus 3.

After the conversion the character string in d is stored as follows:
A positive sign of the floating point data is stored as ASCII character "20H" (blank).
A negative sign of the floating point data is stored as ASCII character "2DH" ("minus"character).
In cases where the actual number of decimal places of the floating point data exceeds the specified number of decimal places, the surplus digits are cut off.


If the number of decimal places is specified a value different from zero, the decimal point "2Ен" (.) is placed automatically in the specified digit.

If the number of decimal places is specified zero the decimal point "2Ен" (.) is not placed.


If the total number of all digits to be represented without sign character is less than the number of decimal point and decimal places, the digits between the sign character and the first digit to be represented are replaced by the character codes "20H" (blanks).

${ }^{1}$ Total of all digits
${ }^{2}$ Blanks "20H" are stored
${ }^{3}$ Number of decimal places

The character code " OOH " is stored automaticallly at the end of the character string.

## Exponential format


${ }^{1}$ Data format (Exponential format) (1)
${ }^{2}$ Total number of all digits
${ }^{3}$ Number of decimal places
${ }^{4}$ Floating point number (real number)
${ }^{5}$ Sign of the integer value
${ }^{6}$ The " $E$ " is placed automatically
${ }^{7}$ Sign of the exponent
${ }^{8}$ End of character string indication, placed automatically
${ }^{9}$ Character position in ASCII; total of digits $-1 /$ ASCII code of the sign
${ }^{10}$ Character position in ASCII; total of digits $-3 /$ character position in ASCII; total of digits -2
${ }^{11}$ Character position in ASCII; total of digits $-5 /$ character position in ASCII; total of digits -4
${ }^{12}$ Character position in ASCII; total of digits -7/ character position in ASCII; total of digits -6
${ }^{13}$ Sign of the exponent/ 45 H (E)
${ }^{14}$ Character position in ASCII; total of digits -11 (exponent)/ character position in ASCII; total of digits -10 (exponent)

The real number -12.34567 is to be represented in exponential notation. The total number of all digits is 12. The number of decimal digits is specified 4. The result is stored from d onwards.

(s1) $+1 \quad \mathrm{~s} 1$
$-12.34567$
1

| b15------b8b7------b0 |  |  |
| :---: | :---: | :---: |
| d1 | 20H | 2Dн $(-)$ |
| (d1) +1 | 2Ен (.) | 31н $(1)$ |
| (d1) +2 | 33 H (3) | 32н (2) |
| (d1) +3 | 35 H (5) | 34 н (4) |
| (d1) +4 | $2 \mathrm{C}_{\mathrm{H}}(+)$ | $45{ }_{\text {H }}(\mathrm{E})$ |
| (d1)+5 | $31{ }_{H}(1)$ | $30_{\mathrm{H}}(0)$ |
| (d1)+6 | 00 H |  |

${ }^{1}$ Floating point number (real number)
${ }^{2}$ Sign of the integer value
${ }^{3}$ Sign of the exponent
${ }^{4}$ End of character string indication, placed automatically

The total number of all digits of the number in (s2)+1 (Array_s2[2]) to be converted is represented as follows:

If the number of decimal places is zero, the total number of digits is $>=2$.
If the number of the decimal places is a different value, the total number of all digits is 7 plus the number of decimal places.

The number of decimal places that has to be specified must range within 0 and 7 . In general, the number of decimal places must be less than or equal to the total number of all digits minus 7 .

After the conversion the character string in d is stored as follows:
A positive sign of the floating point data is stored as ASCII character "20H" (blank).
A negative sign of the floating point data is stored as ASCII character "2DH" ("minus"character).
The integer range is fixed to 2 digits. If the integer range contains one digit only, a blank in ASCII code is placed and stored between the sign character and the integer digit.


If the floating point value of the decimal range is longer than the relevant storage range, the digits that cannot be stored are cut off.

${ }^{1}$ Total of all digits (12)
${ }^{2}$ Number of digits in the decimal range (4)
${ }^{3}$ These digits are cut off

If the number of decimal places is specified a value different from zero, the decimal point "2Ен" (.) is placed automatically in the specified digit.


If the number of decimal places is specified zero the decimal point "2Ен" (.) is not placed.
The ASCII code " 2 CH " (+) is placed and stored for a positive exponent.
The ASCII code "2Dн" (-) is placed and stored for a negative exponent.
The exponential range is fixed to 2 digits. If the exponential range contains one digit only, the ASCII code " 30 H " $(0)$ is placed and stored between the exponent sign and the exponent.


The character code " 00 H " is stored automaticallly at the end of the character string.

## Operation Errors

In the following cases an operation error occurs and the error flag is set:

- The devices specified in $s 1$ and $(s 1)+1$ are not zero or exceed the range of values of $\pm 2^{-127} \leq s 1< \pm 2^{129}$ (error code 4100).
- The format in s2 (Array_s2[1]) is neither 0 nor 1 (error code 4100).
- The total number of digits in (s2)+1 (Array_s2[2]) exceeds the range of values (error code 4100):

For the decimal format
The number of decimal places is zero (total number of digits $\geq 2$ ).
The number of decimal places is different from zero
(total number of digits $\geq$ (number of decimal places +3 ).
For the exponential format
The number of decimal places is zero (total number of digits $\geq 2$ ).
The number of decimal places is different from zero
(total number of digits $\geq$ (number of decimal places +7 )).

- The number of digits in (s2)+2 (Array_s2[3]), forming the decimal part exceeds the range of values (error code 4100):

For the decimal format
The number of digits forming the decimal part is less than or equal to the total number of digits minus 3.

For the exponential format
The number of digits forming the decimal part is less than or equal to the total number of digits minus 7 .

- The storage range in d exceeds the relevant storage device range (error code 4101).


## Program <br> Example 1

## ESTRP

With leading edge from X 0 , the following program converts a floating point value (real number) specified by the devices R0 and R1 into the format specified by R10 (var_R10 Array [1]) through R12 (var_R10 Array [3]) and stores the result in D0 through D3.


## Program

Example 2

## ESTRP

With leading edge from X 0 , the following program converts a floating point value (real number) specified by D0 and D1 into the format specified by R10 (var_R10 Array [1]) through R12 (var_R10 Array [3]) and stores the result in D10 through D16.

${ }^{1}$ Data format (Exponential representation) (1)
${ }^{2}$ Total number of all digits
${ }^{3}$ Number of decimal places
${ }^{4}$ Total number of all digits
${ }^{5}$ Blanks
${ }^{6}$ Number of decimal places in the decimal part
${ }^{7}$ Is stored automatically

### 7.11.12 EVAL, EVALP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\boldsymbol{\bullet}^{1}$ |

${ }^{1}$ Not available for Q00JCPU, Q00CPU and Q01CPU

Devices MELSEC Q


GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | EVAL | 5 d |  | EVAL_M | s.d |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | Character string data to be converted into a floating point number (real number) <br> or initial number of device storing such data. | Character string |
| d | First number of device storing the converted decimal floating point number (real <br> number). | Real number |

## Functions Conversion of character string data into decimal floating point data

EVAL Conversion of character strings
The EVAL instruction converts the character string in s through s+4 into a decimal floating point number (real number). The result is stored in d.

The characer string can be converted into decimal floating point format as well as into the exponential format.

${ }^{1}$ Decimal floating point data (real number)
${ }^{2}$ ASCII code of the 1st character/ ASCII code of sign character
${ }^{3}$ ASCII code of the 3rd character/ ASCII code of the 2nd character
${ }^{4}$ ASCII code of the 5th character/ ASCII code of the 4th character
${ }^{5}$ ASCII code of the 7th character/ ASCII code of the 6th character
${ }^{6}$ Indicates the end of character string

## Decimal format



## Exponential format



[^71]In the example below, six digits (without sign, decimal point, and exponent digits of the result) of the character string from s onwards are converted into a decimal floating point number. The digits from the 7th digit on are cut off from the result.

Decimal format

${ }^{1}$ These digits are omitted
${ }^{2}$ Decimal floating point data (real number)

Exponential format

| b15-------b8b7--------b0 |  |  | d+1 |  | d |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $s$ | 20 н | 2D н (-) |  |  |  |
| S+1 | 2E $\mathrm{H}^{\text {( }}$ () | 31 н (1) |  |  |  |
| $\mathrm{s}+2$ | 35 н (5) | 33 H (3) |  |  |  |
| s+3 | 33 н (3) | 30 н (0) | $\square$ | -1.350 | $34 \mathrm{E}-2$ |
| s+4 | 31 н (1) | 34 н (4) |  |  |  |
| s+5 | 45 н (E) | 32 н (2) |  | 2 |  |
| s+6 | 30 H (0) | 2D н (-) |  |  |  |
| s+7 | $00_{\mathrm{H}}$ | 32 н (2) |  |  |  |

-1113150]3412ECIO2

${ }^{1}$ These digits are omitted
${ }^{2}$ Decimal floating point data (real number)

Leading blanks (ASCII code "20н") or zeroes (ASCII code "30н") in the character string from s onwards are ignored by the conversion, except for the initial zero (e.g. 0.123).

${ }^{1}$ These characters are ignored by the conversion
${ }^{2}$ Decimal floating point data (real number)

If the ASCII code " 30 H " (zero) is placed between the character " $E$ " and the character string for the exponential format, this character is ignored by the conversion.

${ }^{1}$ These characters are ignored by the conversion
${ }^{2}$ Decimal floating point data (real number)

A character string to be converted may contain a maximum of 24 characters.

Operation In the following cases an operation error occurs and the error flag is set:
Errors

(error code 4100).

- The digits prior to the decimal point or the decimal places contain characters exceeding the range of values from "30H" (0) to "39H" (9) (error code 4100).
- The character "2Ен" is used more than once within the character string (error code 4100).
- The exponent part contains characters different from "45H(E), 2CH (+)" or "45H (E), 2DH (-)". More than one exponent is used (error code 4100).
- The value is 0 or exceeds the relevant range of values from $1.0 \times 2^{-127}$ to $1.0 \times 2^{129}$ (error code 4100).
- The end of string indicator " 00 H " exceeds the relevant storage device range (error code 4100 ).
- The number of characters in the string is 0 or greater than 24.

Program
Example 1

EVALP
With leading edge from X20, the following program converts the character string specified in R0 through R5 into a decimal floating point number (real number) and stores the result in D0 and D1.


[^72]Program
Example 2

EVALP
With leading edge from X20, the following program converts the character string specified in D10 through D16 into a floating point number (real number) and stores the result in D100 and D101.

${ }^{1}$ These digits are not processed

NOTE
These program examples will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.11.13 ASC, ASCP (Q series and System Q)

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\boldsymbol{\bullet}^{1}$ | $\boldsymbol{\bullet}^{1}$ | $\bullet$ | $\boldsymbol{\bullet}^{2}$ |

${ }^{1}$ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.
${ }^{2}$ Not available for Q00JCPU, Q00CPU and Q01CPU

## Devices

MELSEC Q

|  |  |  |  |  | ble D |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { Inter } \\ & \text { (Sys } \end{aligned}$ | evices User) |  |  | $\mathrm{ET} / 10$ | Special Function | Index Register | Constant | Other | $\begin{aligned} & \text { Error } \\ & \text { Flag } \end{aligned}$ | Number of steps |
|  | Bit | Word |  | Bit | Word | U-\Gロ |  |  |  |  |  |
| s | - | - | - | - | - | - | - | - | - |  |  |
| d | - | - | - | - | - | - | - | - | - | SMO | 4 |
| n | $\bullet$ | $\bullet$ | - | - | - | - | - | $\bullet$ | - |  |  |

GX IEC Developer


The ASC and the ASCP instructions dont work with the IEC editors. The only way to program these instructions is by using the MELSEC instruction list.
Remedy: Move the hexadecimal ASCII format direct into the target registers.

GX
Developer $\square$

Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | First number of device storing the character string to be converted into the binary <br> format. | Character string |
| d | First number of device storing converted binary data. | BIN 16-bit |
| n | Number of characters to be converted. |  |

## Functions Conversion of BIN 16-bit data into ASCII code

## ASC/ASCP Conversion instruction

The ASCII instruction converts the 16-bit binary data stored from s onwards into the hexadecimal ASCII format and stores the result considering the number of characters specified by n from d onwards.

${ }^{1}$ First digit/ second digit/ third digit/ fourth digit
${ }^{2}$ First digit/ second digit/ third digit/ fourth digit
${ }^{3}$ First digit/ second digit/ third digit/ fourth digit
${ }^{4}$ Binary data
${ }^{5} \mathrm{ASCII}$ code of the 1st digit/ ASCII code of the 2nd digit
${ }^{6}$ ASCII code of the 3rd digit/ ASCII code of the 4th digit
${ }^{7}$ ASCII code of the 5th digit/ ASCII code of the 6th digit
${ }^{8}$ ASCII code of the 7th digit/ ASCII code of the 8th digit
${ }^{9}$ ASCII code of the 9th digit/ ASCII code of the 10th digit
${ }^{10}$ Number of digits specified in $n$


The number of characters specified in $n$ determines the ranges of values of the devices specified from s and d onwards. The devices specified from s onwards contain the binary data to be converted. The converted character string is stored in the devices specified from d onwards.
The program is even processed accurately and without an error message, if the storage area of the binary data to be converted overlaps with that of the converted ASCII data.


If $n$ specifies an odd number of characters, the ASCII character " 00 H " is placed automatically into the upper 8 bits of the highest address of the area, storing the character string.


If the number of characters specified by n is zero, the program will not be executed.

Operation In the following cases an operation error occurs and the error flag is set:

## Errors

- The number of characters specified by n and therefore the required number of registers from s onwards exceeds the relevant storage device range (error code 4101).
- The number of characters specified by n and therefore the required number of registers from d onwards exceeds the relevant storage device range (error code 4101).

ASCP

## Program <br> Example

With leading edge from XO , the following program reads in the binary data stored in DO as hexadecimal values and converts it into a character string. The result is stored in D10 through D14.


### 7.11.14 ASC (A series)

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |  |  |

Devices
MELSEC A

${ }^{1}$ Refer to section "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.

GX IEC
Developer
GX
Developer


Variables

| Device | Meaning | Data type |
| :--- | :--- | :--- |
| $d$ | Device storing the converted characters. | BIN 16-bit |

## Functions Conversion of character string data into ASCII code

## ASC Conversion of alphanumerical character strings

The ASC instruction converts alphanumerical character strings with up to 8 characters into the ASCII code. The result is stored from d onwards.

The stored ASCII code can be printed out via the PR/ PRC instruction and displayed on the LED display of a suitable CPU via the LED instruction.


Program
Example
ASCP
After X8 is set, the following program converts the character string "ABCDEFGHIJKLMNOP" into ASCII code and stores the result in D88 through D91 and D92 through D95. After X16 is set, the ASCII data in D88 through D95 is displayed on the LEDs on the front panel of the CPU.


### 7.11.15 HEX, HEXP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\bullet^{1}$ | $\bullet^{1}$ | $\bullet$ | $\bullet$ |

${ }^{1}$ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.
${ }^{2}$ Not available for Q00JCPU, Q00CPU and Q01CPU
Devices
MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { Error } \\ & \text { Flag } \end{aligned}$ | Numberof $s t e p s ~$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | $\begin{gathered} \text { MELS } \\ \text { Dire } \end{gathered}$ | ET/10 | Special Function | $\xrightarrow{\text { Index }}$ Repister | Constant | Other |  |  |
|  | Bit | Word |  | Bit | Word | M M |  |  |  |  |  |
| s | - | $\bullet$ | - | - | - | - | - | - | - |  |  |
| d | - | $\bullet$ | $\bullet$ | - | - | - | - | - | - | Sm0 | 4 |
| $n$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - |  |  |

GX IEC
Developer

| MELSEC Instruction List |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: |
| MELSEC |   <br> $H E X$ $s$ <br>   <br>   <br>   <br>  $n$ <br> $n$  |  | HE_S_MD s.n.d |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | First number of device storing binary data to be converted. | Character string |
| d | First address of area storing the converted binary data. | BIN 16-bit |
| n | Number of characters to be converted. |  |

## Functions Conversion of hexadecimal ASCII values into binary values

HEX Conversion of hexadecimal ASCII values
The HEX instruction converts the hexadecimal ASCII characters from s onwards into binary values. The result is stored from d onwards.

${ }^{1}$ 4th digit, 3rd digit, 2nd digit, 1st digit
${ }^{2}$ Binary data
${ }^{3}$ ASCII code of the 2nd digit/ ASCII code of the 1st digit
${ }^{4}$ ASCII code of the 4th digit/ ASCII code of the 3rd digit
${ }^{5}$ ASCII code of the 2nd digit/ ASCII code of the 1st digit
${ }^{6}$ ASCII code of the 4th digit/ ASCII code of the 3rd digit

The number of characters in n is 9 .

${ }^{1}$ Since the character string contains 9 characters, the " 38 H " is not changed or moved.
${ }^{2} \mathrm{n}=9$

The number of characters specified in n determines the range of values of the character string from s and of the binary data from d onwards automatically.

Although the range of values of the ASCII code to be converted and that of the converted binary values overlap, this instruction processes the data accurately.


If the number of characters in n is not divisible by 4 , a zero is written after the specified number of characters automatically to the highest registers storing the converted binary values.

${ }^{1}$ The value zero is stored automatically

If the number of characters in n is zero, the conversion will not be executed.
The ASCII code from s onwards may range from " 30 н" through " 39 н" and " 41 н" through " 46 H ".

## Operation Errors

In the following cases an operation error occurs and the error flag is set:

- The devices specified from s onwards contain characters exceeding the ranges ${ }^{\prime 3} 30 \mathrm{H}$ " through "39н", "41н", and "46н" (error code 4100).
- The number of characters specified by n and therefore the required number of registers from s onwards exceeds the relevant storage device range (error code 4101).
- The number of characters specified by $n$ and therefore the required number of registers from d onwards exceeds the relevant storage device range (error code 4101).
- The value n is negative.


## Program

Example

HEXP
With leading edge from X0, the following program converts the character string "6B52A71379" stored in D0 through D4 into binary data. The result is stored in D10 through D14.


NOTE
This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.11.16 RIGHT, RIGHTP, LEFT, LEFTP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\boldsymbol{\bullet}^{1}$ |

${ }^{1}$ Not available for Q00JCPU, Q00CPU and Q01CPU

Devices MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { Error } \\ & \text { Flag } \end{aligned}$ | Number |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10 Direct J $\square \square$ |  | Special Function U $\square$ G $\square$ | $\begin{gathered} \text { Index } \\ \text { Register } \\ \text { Zn } \end{gathered}$ | Constant |  | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  | $\begin{aligned} & \mathbf{K}, \mathbf{H} \\ & (16 \#) \end{aligned}$ | \$ | U |  |  |
| s | - | - | - | - | - | - | - | - | - | - |  |  |
| d | - | - | $\bullet$ | - | - | - | - | - | - | - | SMO | 4 |
| n | $\bigcirc$ | - | $\bullet$ | - | $\bigcirc$ | $\bullet$ | $\bigcirc$ | - | - | - |  |  |

GX IEC Developer


GX
Developer


Variables

| Device | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | First number of device storing the character string. | Character string |
| d | First number of device area storing the determined characters of the character <br> string. |  |
| $n$ | Number of characters stored on the left or on the right. | BIN 16-bit |

## Functions Extraction of character string data from the right or from the left

 RIGHT Extract character string data from the rightThe RIGHT instruction stores n characters from the right side of the character string (end of character string) from s onwards. The characters are stored from d onwards.

${ }^{1}$ ASCII code of the 2nd characters/ ASCII code of the 1st chracter
${ }^{2}$ ASCII code of the 4th character/ ASCII code of the 3rd character
${ }^{3}$ ASCII code of the last character minus $n+2 /$ ASCII code of the last character minus $n+1$
${ }^{4}$ ASCII code of the last character minus $n+4 /$ ASCII code of the last character minus $n+3$
${ }^{5}$ ASCII code of the last character minus 1/ ASCII code of the last character minus 2
6 "ООн"/ ASCII code of the last character
${ }^{7}$ ASCII code of the last character minus $n+2 /$ ASCII code of the last character minus $n+1$
${ }^{8} \mathrm{ASCII}$ code of the last character minus $\mathrm{n}+4 / \mathrm{ASCII}$ code of the last character minus $\mathrm{n}+3$
${ }^{9}$ ASCII code of the last character minus 1/ ASCII code of the last character minus 2
10 "ООн"/ ASCII code of the last character

With $n=5$

${ }^{1}$ ASCII code for the 5th character

If the number of characters in n is zero, the character code " 00 H " is stored from d onward.

## LEFT

Extract character string data from the left
The LEFT instruction stores n characters from the left side of the character string (beginning of character string) from s onwards. The characters are stored from d onwards.

${ }^{1}$ ASCII code of the 2nd character/ ASCII code of the 1st character
${ }^{2}$ ASCII code of the 4th character/ ASCII code of the 3rd character
${ }^{3}$ ASCII code of the character $n-1 /$ ASCII code of the character n-2
${ }^{4}$ ASCII code of the character $n+1 /$ ASCII code of the $n$th character
5 "ООН"/ ASCII code of the last character
${ }^{6}$ ASCII code of the 2nd character/ ASCII code of the 1st character
${ }^{7}$ ASCII code of the 4th character/ ASCII code of the 3rd character
${ }^{8}$ ASCII code of the character $n-1 /$ ASCII code of the character $n-2$
9 " 00 H "/ ASCII code of the nth character

With $n=7$

| b15-------- b8b7-------- b0 |  |  | b15-------- b8b7-------- b0 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| s | 42 н (B) | $41 \mathrm{H}(\mathrm{A})$ |  |  |  |
|  | $44_{\mathrm{H}}(\mathrm{D})$ | $43 \mathrm{H}(\mathrm{C})$ | d | 42 H (B) |  |
| s+2 | $46_{H}(\mathrm{~F})$ | 45 H (E) | d+1 | $44 \mathrm{H}(\mathrm{D})$ | $43_{H}(\mathrm{C})$ |
| S+3 | 32 н (2) | $31 \mathrm{H}(1)$ | d+2 | 46 H (F) | $45_{H}$ (E) |
| s+4 | 34 н (4) | $33_{\text {H }}(3)$ | d+3 | 00 H | $31_{\mathrm{H}}(1)$ |
| s+5 | $00_{\text {H }}$ | 35 н (5) |  | "A B |  |
|  | "A B C D | 345 " |  |  |  |

${ }^{1}$ ASCII code of the 7th character

If the number of characters in n is zero, the character code " 00 H " is stored from d onwards.

## Operation Errors <br> In the following cases an operation error occurs and the error flag is set: <br> - The value in n exceeds the number of existing characters stored from s onwards (error code 4101).

- The area specified by $n$ exceeds the relevant device range of the device specified by $d$ (error code 4101).


## Program RIGHTP <br> Example 1 <br> With leading edge from XO , the following program extracts 4 characters of the data from the right side of the character string stored in R0 through R4 and stores it in D0 through D2.


${ }^{1} \mathrm{ASCII}$ code of the 4th character

## Program

## Example 2

LEFTP
With leading edge from X1C, the following program extracts the number of characters specified in D0 from the left side of the character string specified in D100 through D104. The result is stored in R10 through R13.

| MELSEC Instruction List |  |  | Ladder Diagram |  |  | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | LEFTP | $\begin{aligned} & \mathrm{x} 1 \mathrm{C} \\ & \text { D100 } \\ & \text { R10 } \\ & \mathrm{DO} \end{aligned}$ |  | $\mathrm{N}^{\text {LEFTP-M }}$ ENO- |  | $\begin{aligned} & \text { LD } \\ & \text { LEFTP_M } \end{aligned}$ | ${ }_{\text {var }}$ |
| b15-------b8b7-------b0 b0 |  |  |  |  |  |  |  |
| D100 $51 \mathrm{H}(\mathrm{Q}): 53^{\text {н }}$ (S) |  |  |  | b15-------b8b7------- b0 |  |  |  |
| D101 |  | $4 \mathrm{E}_{\mathrm{H}}(\mathrm{N})$ | $4 \mathrm{~F}_{\mathrm{H}}(\mathrm{O})$ | R10 | 51 H | 53 H |  |
|  | 02 | $\rightarrow 44{ }_{\text {H }}(\mathrm{D})$ | 48 H (H) | R11 | $4 \mathrm{E}_{\mathrm{H}}$ |  | 4F H |
|  | 03 | 42 н (B) | 41 ${ }_{\text {H }}$ | R12 | 44 н | , | H |
|  | 04 | $00_{\mathrm{H}}$ |  | R13 | 00 H |  |  |
|  |  | "SQONHDAB" |  |  | "SQONHD" |  |  |
| 1 |  | D0 |  | 6 |  |  |  |

${ }^{1}$ ASCII code of the 6th character

## NOTE

These program examples will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.11.17 MIDR, MIDRP, MIDW, MIDWP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\boldsymbol{\bullet}^{1}$ |

${ }^{1}$ Not available for Q00JCPU, Q00CPU and Q01CPU

Devices MELSEC Q


GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | MIDR | $\begin{aligned} & s 1 \\ & d \\ & s 2 \end{aligned}$ |  | MIDR_M | $s 1, s 2 . \mathrm{d}$ |

GX
Developer


Variables

| Set Data | Meaning | Data Type |  |
| :---: | :---: | :---: | :---: |
|  |  | MELSEC | IEC |
| s1 | First number of device storing character string data. | Character string | Character string |
| d | First number of device storing the operation result. |  |  |
| s2 | First number of device storing the 1st character and the number of characters. <br> (s2)+0: Register of the 1st character <br> (s2)+1: Number of characters | BIN 16-bit | Array [1..2] of ANY16 |

## Functions Storing and moving parts of character strings

## MIDR Storing specified parts of character strings

The MIDR instruction stores a part specified from s onwards of the character string stored from d onwards.

The first character of part to be stored is specified in s2 (Array_s[1]) and is counted beginning from the left part of the character string (lower byte of s1).

The length of the part to be stored is specified in s2+1 (Array_s[2]).

${ }^{1}$ Position of the 5th character (s2)
${ }^{2}$ Position of the last character to be stored

No operation is processed, if the number of characters in (s2)+1 (Array_s[2]) is zero.

| b15-------- b8b7-------- b0 |  |  |
| :---: | :---: | :---: |
| s1 | $42_{\text {H }}$ (B) | $41 \mathrm{H}(\mathrm{A})$ |
| (s1)+1 | $44_{\text {H }}$ (D) | 43 H (C) |
| (s1)+2 | 46 H (F) | 45 н (E) < |
| (s1) +3 | $48_{\text {H }}(\mathrm{H})$ | 47 H (G) |
| (s1)+4 | 4Ан (J) | 49 н (I) |
| (s1) +5 | O0 H | 4 B н (K) |

"ABCDEFGHIJK"

| s2 | 5 |
| :---: | :---: |
|  | (s2) +1 |
|  |  |

[^73]
## MIDW

Moving parts of character string to a defined area
The MIDW instruction stores a part of specified length of the character string stored from s1 onwards in the area specified in $d$ and $d+1$.

The first address of the storage area in d through d+n is specified in s2 (Array_s2[1]) and is counted beginning from the left part of the character string (lower byte of d).
The length of the part of string to be stored is specified in s2+1 (Array_s2[2]).


No operation is processed, if the number of characters in (s2)+1 (Array_s2[2]) is zero.
If the number of characters specified in (s2)+1 (Array_s2[2]) exceeds the storage area specified from d onwards, the remaining characters are cut off. In the following diagram the characters "35H" through "37H" are not stored.


If the value -1 is stored in (s2)+1 (Array_s2[2]), the characters are stored from s1 onwards.


| d | 42 H (B) | 41 H |
| :---: | :---: | :---: |
| d+1 | 44 H | 43 H |
| d+2 | 46 H | 45 H |
| d+3 | 48 H | 47 н |
| d+4 | 4А ${ }_{\text {H }}$ | 49 H |
| d+5 | 00 н | 48 H |
| "ABCDEFGHIJK" |  |  |


| d | 35 H | 41H |
| :---: | :---: | :---: |
| d+1 | 32 H | 31 H |
| d+2 | 34 H | 33 H |
| d+3 | 48 н | 35 H |
| d+4 | 4A | 49 H |
| d+5 | OOH | 48 H |

Operation In the following cases an operation error occurs and the error flag is set:

## Errors

For the MIDR instruction

- The initital device number of the characters to be stored specified in s2 (Array_s2[1]) exceeds the range from s 1 to ( s 1 ) +n (error code 4101).
- The initital device number of the characters to be stored specified in (s2)+1 (Array_s2[2]) exceeds the range from d to d+n (error code 4101).

For the MIDW instruction

- The initital device number of the characters to be stored specified in (s2) (Array_s2[1]) exceeds the range from $d$ to $d+n$ (error code 4101).
- The initital device number of the characters to be stored specified in (s2)+1 (Array_s2[2]) exceeds the storage range in s1 through (s1)+n (error code 4101).


## Program <br> MIDRP

Example 1
With leading edge from XO, the following program stores characters in D0 through D2 from a character string in D10 through D13. The number of characters to be stored is specified in R1 (var_RO Array [2]). The starting position within the source string is specified in R0 (var_R0 Array [1]).


## Program

MIDWP
With leading edge from X1C, the following program stores characters in D100 through D104 from the beginning of a character string in D0 through D3. The number of characters to be stored is specified in R1 (var_R0 Array [2]). The starting position where the characters are stored is specified by R0 (var_R0 Array [1]).


NOTE These program examples will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.11.18 INSTR, INSTRP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\boldsymbol{\bullet}^{1}$ |

${ }^{1}$ Not available for Q00JCPU, Q00CPU and Q01CPU
Devices MELSEC Q

| Usable Devices |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { Error } \\ & \text { Flag } \end{aligned}$ | Numberof steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10 Direct J $\square \square$ |  | Special Module U■GI | $\begin{gathered} \text { Index } \\ \text { Register } \\ \text { Zn } \end{gathered}$ | Constant |  | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  | $\underset{\substack{\text { (16世木) } \\(1)}}{ }$ | \$ | U |  |  |
| s1 | - | $\bullet$ | $\bullet$ | - | - | - | - | - | $\bullet$ | - |  |  |
| s2 | - | $\bullet$ | $\bullet$ | - | - | - | - | - | $\bullet$ | - |  |  |
| ${ }^{\text {d }}$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - | - | - | SMO | 5 |
| $n$ | $\bullet$ | $\bullet$ | $\bullet$ | - | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - | - |  |  |

GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | INSTR | $\begin{aligned} & s 1 \\ & s 2 \\ & d \\ & d \end{aligned}$ |  | INSTR_M | $s 1 . s 2 . \mathrm{n}, \mathrm{d}$ |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s1 | First number of device storing the character string to be searched for. | Character string |
| s2 | First number of device storing the character string data to be searched through. |  |
| d | Initial number of device storing the search result. | BIN 16-bit |
| n | Initial position where data is searched. |  |

## Functions Search for character strings

## INSTR Search for character strings

The INSTR instruction searches the character string specified in s 1 through ( s 1 ) +n within the character string data specified by s2 through (s2)+n.
The search begins with the character specified in $n$.
The first matching character is stored in d . The character is counted beginning from the left part of the character string (lower byte of s 2 ).
For $\mathrm{n}=3$

${ }^{1}$ The search starts from the 3rd character
${ }^{2}$ First character of the searched character string
${ }^{3}$ Search result

If no matching character string is found, a zero is stored in d.
In case the value specified in $n$ is negative or zero, no operation is processed.

## Operation <br> \section*{Errors}

In the following cases an operation error occurs and the error flag is set:

- The initial search position stored in $n$ exceeds the range of ( $s 2$ ) through ( $s 2$ )+n (error code 4100).

Program
Example 1

INSTRP
With leading edge from XO , the following program searches in R0 onwards beginning with the 5th character for the character string specified in D0 through D2. The result (0) is stored in D100.

${ }^{1}$ This area is not searched through.
${ }^{2}$ The search begins with the 5 th character.

Program
Example 2

INSTRP
With leading edge from XO , the following program searches in DO onwards beginning with the 3rd character for the character string "AB". The search result (5) is stored in D100.

${ }^{1}$ The search begins with the 3rd character.
${ }^{2}$ The searched character string begins at the 5th character.

> NOTE These program examples will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.11.19 EMOD, EMODP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\boldsymbol{\bullet}^{1}$ |

${ }^{1}$ Not available for Q00JCPU, Q00CPU and Q01CPU

## Devices

MELSEC Q


GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | BMOD | s1 $s 2$ d1 |  | BMOD_M | s1.s2.d1 |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s1 | Floating point data (real number) or first number of device storing the floating <br> point data. | Real number |
| s2 | Number of digits the floating point is moved to the right or first number of device <br> storing such data. | BIN 16-bit |
| d1 | First number of device storing the floating point number in BCD data format. |  |

## Functions Conversion of floating point number into the BCD format

## EMOD Conversion into the BCD format

The EMOD instruction calculates the BCD format from the floating point number (real number) in s1 and (s1)+1 considering the decimal point shift to the right specified in s2. The result is stored in d1 through (d1)+4.

${ }^{1}$ Floating point data (real number)
${ }^{2}$ Shift of the decimal point to the right
${ }^{3}$ Sign bit ( $0=$ positive $/ 1=$ negative )
${ }^{4} 7$ BCD digits
${ }^{5}$ Exponent sign ( $0=$ positive $/ 1=$ negative )
${ }^{6}$ BCD exponent (Value range 0 to 38)
${ }^{7}$ Floating point number in BCD data format

The following diagrams show conversion examples.

${ }^{1}$ Floating point data (real number)


The floating point number in $s 1$ and ( s 1 ) +1 is rounded up to 7 digits and stored in (d1)+1 and (d1) +2 .

${ }^{1}$ Rounded up

Operation In the following cases an operation error occurs and the error flag is set:

## Errors

Program
EMOD
Example
While X0 is set, the following program converts the floating point data (real number) specified in D0 and D1 considering the decimal point shift specified in R10. The result is stored in D100 through D104.


NOTE This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.11.20 EREXP, EREXPP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\boldsymbol{\bullet}^{1}$ |

${ }^{1}$ Not available for Q00JCPU, Q00CPU and Q01CPU

Devices
MELSEC Q


GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | EREXP | $\begin{aligned} & s 1 \\ & s 2 \\ & s 2 \\ & d 1 \end{aligned}$ |  | EREXP_M | s1.s2.d1 |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s1 | First number of device storing floating point data in BCD data format. | BIN 16-bit |
| s2 | Specification of decimal places or device storing such data. |  |
| d1 | Device storing floating point data (real number). | Real number |

## Functions Conversion of floating point data into the decimal format

## EREXP Conversion into the decimal format

The EREXP instruction calculates the decimal format of the floating point data (real number) from the floating point data in BCD format in s1 through (s1)+4, considering the decimal places specified in s2. The result is stored in d 1 and (d1)+1.

${ }^{1}$ Floating point data in BCD data format
${ }^{2}$ Sign bit ( $0=$ positive $/ 1=$ negative)
${ }^{3} 7$ BCD digits
${ }^{4}$ Exponent sign ( $0=$ positive $/ 1=$ negative )
${ }^{5}$ BCD exponent (value range 0 to 38 )
${ }^{6}$ Number of decimal places (value range 0 to 7 )
${ }^{7}$ Floating point data (real number)

The sign in s1 and the sign of the exponent in (s1)+3 is set to 0 for a positive value. For a negative value the sign bit is 1 .

The value of the BCD exponent (s1)+4 may range from 0 to 7 .
The decimal places in s2 may range from 0 to 7.


Operation In the following cases an operation error occurs and the error flag is set:

## Errors

- The sign designation in $s 1$ is not 0 or 1 (error code 4100).
- The BCD data in ( s 1 ) +1 and ( s 1 )+2 contains more than 8 digits (error code 4100).
- The exponent sign in (s1)+3 is not 0 or 1 (error code 4100).
- The exponent data in (s1)+4 exceeds the range from 0 to 38 (error code 4100 ).
- The number of decimal places in s2 exceeds the range of 0 to 7 (error code 4101).


## Program

EREXPP
Example
With leading edge from $X 0$, the following program calculates the floating point value (real number) in decimal format from the floating point value in BCD format specified in D0 through D4 considering the decimal places specified in D10. The result is stored in D100 and D101.


### 7.12 Special functions

| Function | MELSEC Instruction in MELSEC Editor | MELSEC Instruction in IEC Editor |
| :---: | :---: | :---: |
| Sine calculation | SIN | SIN_MD |
|  |  | SIN_E_MD |
|  | SINP | SIN_P_MD |
|  |  | SIN_P_E_MD |
| Cosine calculation | COS | COS_MD |
|  |  | COS_E_MD |
|  | COSP | COS_P_MD |
|  |  | COS_P_E_MD |
| Tangent calculation | TAN | TAN_MD |
|  |  | TAN_E_MD |
|  | TANP | TAN_P_MD |
|  |  | TAN_P_E_MD |
| Arcus sine calculation | ASIN | ASIN_MD |
|  |  | ASIN_E_MD |
|  | ASINP | ASIN_P_MD |
|  |  | ASIN_P_E_MD |
| Arcus cosine calculation | ACOS | ACOS_MD |
|  |  | ACOS_E_MD |
|  | ACOSP | ACOS_P_MD |
|  |  | ACOS_P_E_MD |
| Arcus tangent calculation | ATAN | ATAN_MD |
|  |  | ATAN_E_MD |
|  | ATANP | ATAN_P_MD |
|  |  | ATAN_P_E_MD |
| Conversion from degrees into radian | RAD | RAD_MD |
|  |  | RAD_E_MD |
|  | RADP | RAD_P_MD |
|  |  | RAD_P_E_MD |
| Conversion from radian into degree | DEG | DEG_MD |
|  |  | DEG_E_MD |
|  | DEGP | DEG_P_MD |
|  |  | DEG_P_E_MD |
| Square root | SQR | SQR_MD |
|  |  | SQR_E_MD |
|  | SQRP | SQR_P_MD |
|  |  | SQR_P_E_MD |
| Floating point value as exponent of e | EXP | EXP_MD |
|  |  | EXP_E_MD |
|  | EXPP | EXP_P_MD |
|  |  | EXP_P_E_MD |


| Function | MELSEC Instruction in MELSEC Editor | MELSEC Instruction in IEC Editor |
| :---: | :---: | :---: |
| Logarithm (natural) calculation | LOG | LOG_MD |
|  |  | LOG_E_MD |
|  | LOGP | LOG_P_MD |
|  |  | LOG_P_E_MD |
| Randomize value | RND | RND_M |
|  | RNDP | RNDP_M |
| Update random values | SRND | SRND_M |
|  | SRNDP | SRNDP_M |
| Square root calculation from 4-digit BCD data | BSQR | BSQR_MD |
|  |  | BSQR_K_MD |
|  | BSQRP | BSQR_P_MD |
|  |  | BSQR_K_P_MD |
| Square root calculation from 8-digit BCD data | BDSQR | BDSQR_MD |
|  |  | BDSQR_K_MD |
|  | BDSQRP | BDSQR_P_MD |
|  |  | BDSQR_K_P_MD |
| Sine calculation from BCD data | BSIN | BSIN_MD |
|  |  | BSIN_K_MD |
|  | BSINP | BSIN_P_MD |
|  |  | BSIN_K_P_MD |
| Cosine calculation from BCD data | BCOS | BCOS_MD |
|  |  | BCOS_K_MD |
|  | BCOSP | BCOS_P_MD |
|  |  | BCOS_K_P_MD |
| Tangent calculation from BCD data | BTAN | BTAN_MD |
|  |  | BTAN_K_MD |
|  | BTANP | BTAN_P_MD |
|  |  | BTAN_K_P_MD |
| Arcus sine calculation from BCD data | BASIN | BASIN_MD |
|  | BASINP | BASIN_P_MD |
| Arcus cosine calculation from BCD data | BACOS | BACOS_MD |
|  | BACOSP | BACOS_P_MD |
| Arcus tangent calculation from BCD data | BATAN | BATAN_MD |
|  | BATANP | BATAN_P_MD |

## NOTE Within the IEC editors please use the IEC instructions.

### 7.12.1 SIN, SINP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\bullet^{1}$ | $\bullet^{1}$ | $\bullet$ | $\boldsymbol{\bullet}^{2}$ |

${ }^{1}$ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.
${ }^{2}$ Not available for Q00JCPU, Q00CPU and Q01CPU
Devices
MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | Error Flag | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MEL | ET/10 | Special Function | Index Register | Constant | Other |  |  |
|  | Bit | Word |  | Bit | Word | U-\Gロ |  |  |  |  |  |
| s | - | - | - | - | $\bullet$ | - | - | - | - |  |  |
| d | - | - | $\bullet$ | - | $\bullet$ | - | - | - | - |  |  |

GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | $\begin{aligned} & s \\ & d \end{aligned}$ |  | ${ }^{\text {SIN_MD }}$ | s.d |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | First number of device storing angle data for the SIN instruction (sine). | Real number |
| d | First number of device storing the operation result. |  |

## Functions Sine calculation from floating point values

## SIN Sine calculation

The SIN instruction calculates the sine value from angle data in s and s+1. The result is stored in d and $\mathrm{d}+1$.

${ }^{1}$ Floating point value (real number)

The angle in $s$ and $s+1$ must be specified in radian measure (degrees $x \pi / 180$ ). The conversion from degrees into radian is described in the sections on the RAD and DEG instructions.
$\begin{array}{ll}\text { Operation } & \text { In the following cases an operation error occurs and the error flag is set: } \\ \text { Error } & \text { For Q4AR CPU only: When SM707 is OFF and the specified device (s) contains -0 (error } \\ & \text { code 4100). }\end{array}$

Program
Example

## SIN

While SM400 is set, the following program calculates the sine value from the 4 -digit BCD angle specification in X20 through X2F. The result is stored as floating point value (real number) in D0 and D1.

${ }^{1}$ BCD value
${ }^{2}$ Conversion into the BIN format
${ }^{3}$ BIN value
${ }^{4}$ Conversion into the floating point format
${ }^{5}$ Floating point value (real number)
${ }^{6}$ Conversion into the radian measure
${ }^{7}$ Calculation of the sine value

NOTE This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.12.2 COS, COSP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\bullet^{1}$ | $\bullet^{1}$ | $\bullet$ | $\boldsymbol{\bullet}^{2}$ |

${ }^{1}$ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.
${ }^{2}$ Not available for Q00JCPU, Q00CPU and Q01CPU

Devices
MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | Error <br> Flag | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | File Register | MELSECNET/10 Direct J $\square \square$ |  | Special Function Module U $\square$ G $\square$ | Index Register Zn | Constant E | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s | - | $\bigcirc$ | $\bigcirc$ | - | $\bigcirc$ | $\bigcirc$ | - | $\bigcirc$ | - |  |  |
| d | - | $\bigcirc$ | $\bigcirc$ | - | $\bigcirc$ | $\bigcirc$ | - | - | - | - | 3 |

GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | 5 d | $\begin{aligned} & \operatorname{en}^{\cos -M D}=1 \\ & -\mathrm{ENO} \\ & -\mathrm{S} \end{aligned}$ | Cos_MD | s.d |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | First number of device storing angle data for the COS instruction (cosine). | Real number |
| d | First number of device storing the operation result. |  |

## Functions Cosine calculation from floating point values

## cos Cosine calculation

The COS instruction calculates the cosine value from angle data in $s$ and $s+1$. The result is stored in d and $\mathrm{d}+1$.

${ }^{1}$ Floating point value (real number)

The angle in $s$ and $s+1$ must be specified in radian measure (degrees $x \pi / 180$ ). The conversion from degrees into radian is described in the sections on the RAD and DEG instructions.

Operation In the following cases an operation error occurs and the error flag is set:
Error

- For Q4AR CPU only: When SM707 is OFF and the specified device (s) contains -0 (error code 4100).

Program Example

## COS

While SM400 is set, the following program calculates the cosine value from the 4 -digit BCD angle specification in X20 through X2F. The result is stored as floating point value (real number) in D0 and D1.

${ }^{1} \mathrm{BCD}$ value
${ }^{2}$ Conversion into the BIN format
${ }^{3}$ Binary value
${ }^{4}$ Conversion into the floating point format
${ }^{5}$ Floating point value (real number)
${ }^{6}$ Conversion into the radian measure
${ }^{7}$ Calculation of the cosine value

NOTE
This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.12.3 TAN, TANP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\boldsymbol{\bullet}^{1}$ | $\boldsymbol{\bullet}^{1}$ | $\bullet$ | $\boldsymbol{\bullet}^{2}$ |

${ }^{1}$ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.
${ }^{2}$ Not available for Q00JCPU, Q00CPU and Q01CPU

## Devices <br> MELSEC Q

| Usable Devices |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { Error } \\ & \text { Flag } \end{aligned}$ | Numberof steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10 Direct J■ル |  | Special Function U $\square \mathbf{~ M a} \square$ | $\begin{aligned} & \text { Index } \\ & \text { Register } \\ & { }_{\text {Zn }} \end{aligned}$ | $\underset{E}{\text { Constant }}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s | - | $\bullet$ | $\bullet$ | - | $\bullet$ | $\bullet$ | - | $\bullet$ | - |  |  |
| d | - | $\bullet$ | $\bullet$ | - | $\bullet$ | $\bullet$ | - | - | - | no |  |

GX IEC Developer

| MELSEC Instruction List |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: |
| MELSEC |  |  |  |

GX
Developer $\square$

Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | First number of device storing angle data for the TAN instruction (tangent). | Real number |
| d | First number of device storing the operation result. |  |

## Functions Tangent calculation from floating point values

## TAN Tangent calculation

The TAN instruction calculates the tangent value from angle data in $s$ and $s+1$. The result is stored in d and $\mathrm{d}+1$.

${ }^{1}$ Floating point value (real number)

The angle in $s$ and $s+1$ must be specified in radian measure (degrees $x \pi / 180$ ). The conversion from degrees into radian is described in the sections on the RAD and DEG instructions.
If the angle in s and $s+1$ retains the values $\pi / 2$ rad or $(3 / 2) x \pi$ rad, an error message is returned from the radian measure calculation.

Operation In the following cases an operation error occurs and the error flag is set:
Errors

- The operation result is zero or does not range from $\pm 2^{-127}$ to $\pm 2^{129}$ (error code 4100).
- For Q4AR CPU only: When SM707 is OFF and the specified device (s) contains -0 (error code 4100).

Program Example

TAN
With leading edge from SM400, the following program calculates the tangent value from the 4-digit BCD angle specification in X20 through X2F. The result is stored as floating point value (real number) in D0 and D1.


## ${ }^{1} \mathrm{BCD}$ value

${ }^{2}$ Conversion into the BIN format
${ }^{3}$ Binary value
${ }^{4}$ Conversion into the floating point format
${ }^{5}$ Floating point value (real number)
${ }^{6}$ Conversion into the radian measure
${ }^{7}$ Calculation of the tangent value

NOTE This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.12.4 ASIN, ASINP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\bullet^{1}$ | $\bullet^{1}$ | $\bullet$ | $\boldsymbol{\bullet}^{2}$ |

${ }^{1}$ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.
${ }^{2}$ Not available for Q00JCPU, Q00CPU and Q01CPU

Devices
MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { Error } \\ & \text { Flag } \end{aligned}$ | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ |  | $\mathrm{ET} / 10$ | Special Function | Index Register | Constant | Other |  |  |
|  | Bit | Word |  | Bit | Word | M Module |  |  |  |  |  |
| s | - | - | - | - | $\bullet$ | - | - | $\bullet$ | - |  |  |
| d | - | - | - | - | - | - | - | - | - | 0 |  |

GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | s | $\begin{aligned} & \text { ENSIN_MD } \\ & -\mathbf{E N O} \\ & -\mathbf{s} \end{aligned}$ | ASIN_MD | s.d |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | First number of device storing sine value for the calculation of the arcus sine. | Real number |
| d | First number of device storing the operation result. |  |

## Functions Arcus sine calculation of floating point values

## ASIN Arcus sine calculation

The ASIN instruction calculates the angle from the sine value in s and s+1. The result is stored in $d$ and $d+1$.

${ }^{1}$ Floating point value (real number)

The sine value in $s$ and $s+1$ may range within the value range of -1 to 1 .
The angle in $s$ and $s+1$ must be specified in radian measure (degrees $x \pi / 180$ ). The conversion from degrees into radian is described in the sections on the RAD and DEG instructions.

Operation In the following cases an operation error occurs and the error flag is set: Errors

- The value in s and $s+1$ exceeds the value range of -1 to 1 (error code 4100).
- For Q4AR CPU only: When SM707 is OFF and the specified device (s) contains -0 (error code 4100).

Program
Example

ASIN
While SM400 is set, the following program calculates the arcus sine value from the floating point data (real number) in D0 and D1. The resulting angle in radian measure is output at Y20 through Y4F as 4-digit BCD value.

${ }^{1}$ Floating point value (real number)
${ }^{2}$ Arcus sine calculation
${ }^{3}$ Floating point value (real number)
${ }^{4}$ Conversion of the angle measures
${ }^{5}$ Floating point value (real number)
${ }^{6}$ Conversion into the BIN format
${ }^{7}$ Binary value
${ }^{8}$ Conversion into the BCD format
${ }^{9} \mathrm{BCD}$ value

## NOTE

This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.12.5 ACOS, ACOSP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\boldsymbol{\bullet}^{1}$ | $\boldsymbol{\bullet}^{1}$ | $\bullet$ | $\boldsymbol{\bullet}^{2}$ |

${ }^{1}$ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.
${ }^{2}$ Not available for Q00JCPU, Q00CPU and Q01CPU

## Devices

MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | Error | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10 Direct J $\square$ |  | Special Function Module UपG■ | Index Register Zn | $\underset{E}{\text { Constant }}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s | - | - | - | - | - | $\bigcirc$ | - | - | - |  |  |
| d | - | - | - | - | - | $\bigcirc$ | - | - | - | SMO | 3 |

GX IEC Developer

| MELSEC Instruction List |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: |
| MELSEC |  |  |  |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | First number of device storing cosine value for the calculation of the arcus <br> cosine. | Real number |
| d | First number of device storing the operation result. |  |

## Functions Arcus cosine calculation of floating point values

## ACOS Arcus cosine calculation

The ACOS instruction calculates the angle from the cosine value in $s$ and $s+1$. The result is stored in d and d+1.

${ }^{1}$ Floating point value (real number)

The cosine value in $s$ and $s+1$ may range within the value range of -1 to 1 .
The angle in $s$ and $s+1$ must be specified in radian measure (degrees $x \pi / 180$ ). The conversion from degrees into radian is described in the sections on the RAD and DEG instructions.

Operation In the following cases an operation error occurs and the error flag is set:
Errors

- The value in $s$ and $s+1$ exceeds the value range of -1 to 1 (error code 4100).
- For Q4AR CPU only: When SM707 is OFF and the specified device (s) contains -0 (error code 4100).

Program
Example

ACOS
While SM400 is set, the following program calculates the arcus cosine value from the floating point data (real number) in D0 and D1. The resulting angle in radian measure is output at Y20 through Y4F as 4-digit BCD value.

${ }^{1}$ Floating point value (real number)
${ }^{2}$ Arcus cosine calculation
${ }^{3}$ Floating point value (real number)
${ }^{4}$ Conversion of the angle measures
${ }^{5}$ Floating point value (real number)
${ }^{6}$ Conversion into the BIN format
${ }^{7}$ Binary value
${ }^{8}$ Conversion into the BCD format
${ }^{9} \mathrm{BCD}$ value

NOTE This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.12.6 ATAN, ATANP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\bullet^{1}$ | $\bullet^{1}$ | $\bullet$ | $\boldsymbol{\bullet}^{2}$ |

${ }^{1}$ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.
${ }^{2}$ Not available for Q00JCPU, Q00CPU and Q01CPU

Devices
MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | Error <br> Flag | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | File Register | MELSECNET/10 Direct J $\square \square$ |  | Special Function Module U $\square$ G $\square$ | Index Register Zn | Constant E | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s | - | $\bigcirc$ | $\bigcirc$ | - | $\bigcirc$ | $\bigcirc$ | - | $\bigcirc$ | - |  |  |
| d | - | $\bigcirc$ | $\bigcirc$ | - | $\bigcirc$ | $\bigcirc$ | - | - | - | - | 3 |

GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | ATAN | s |  | ATAN_MD | s.d |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | First number of device storing tangent value for the calculation of the arcus <br> tangent. | Real number |
| d | First number of device storing the operation result. |  |

## Functions Arcus tangent calculation of floating point values

## ATAN Arcus tangent calculation

The ATAN instruction calculates the angle from the cosine value in $s$ and $s+1$. The result is stored in d and d+1.

${ }^{1}$ Floating point value (real number)

The angle in $s$ and $s+1$ must be specified in radian measure (degrees $x \pi / 180$ ). The conversion from degrees into radian is described in the sections on the RAD and DEG instructions.

Operation In the following cases an operation error occurs and the error flag is set:
Error

- For Q4AR CPU only: When SM707 is OFF and the specified device (s) contains -0 (error code 4100).

Program
Example

ATAN
While SM400 is set, the following program calculates the arcus tangent value from the floating point data (real number) in D0 and D1. The resulting angle in radian measure is output at Y20 through Y4F as 4-digit BCD value.

${ }^{1}$ Floating point value (real number)
${ }^{2}$ Arcus tangent calculation
${ }^{3}$ Floating point value (real number)
${ }^{4}$ Conversion of the angle measures
${ }^{5}$ Floating point value (real number)
${ }^{6}$ Conversion into the BIN format
${ }^{7}$ Binary value
${ }^{8}$ Conversion into the BCD format
${ }^{9} \mathrm{BCD}$ value

NOTE This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.12.7 RAD, RADP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\bullet^{1}$ | $\bullet^{1}$ | $\bullet$ | $\boldsymbol{\bullet}^{2}$ |

${ }^{1}$ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.
${ }^{2}$ Not available for Q00JCPU, Q00CPU and Q01CPU

## Devices

MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | Error | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10 Direct J $\square$ |  | Special Function Module UपG■ | Index Register Zn | $\underset{E}{\text { Constant }}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s | - | - | - | - | - | $\bigcirc$ | - | - | - |  |  |
| d | - | - | - | - | - | $\bigcirc$ | - | - | - |  | 3 |

GX IEC Developer

| MELSEC Instruction List |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC |  |  |  |

GX
Developer $\square$

Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | First number of device storing degree value to be converted into radiant value. | Real number |
| d | First number of device storing conversion result. |  |

## Functions Conversion from degrees into radian as floating point value

RAD Conversion from degrees into radian
The RAD instruction calculates the radian value (rad) from the degree value $\left({ }^{\circ}\right)$ in $s$ and $s+1$. The result is stored in d and $\mathrm{d}+1$.

${ }^{1}$ Floating point value (real number)

The conversion from degrees into radiant applies to the following equation:
Radian value $=$ degree value $x \pi / 180$

Operation In the following cases an operation error occurs and the error flag is set:
Error - For Q4AR CPU only: When SM707 is OFF and the specified device (s) contains -0 (error code 4100).

Program
Example

## RAD

While SM400 is set, the following program calculates the radian value from the degree value of the 4-digit BCD value in X20 through X2F. The result is stored in D20 and D21 as floating point value.

${ }^{1}$ Conversion into the BIN format
${ }^{2}$ Conversion into the floating point format
${ }^{3}$ Conversion into radian measure
${ }^{4} B C D$ value
${ }^{5}$ Binary value
${ }^{6}$ Floating point value (real number)
${ }^{7}$ Floating point value (real number)

NOTE
This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.12.8 DEG, DEGP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\bullet^{1}$ | $\bullet^{1}$ | $\bullet$ | $\boldsymbol{\bullet}^{2}$ |

${ }^{1}$ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.
${ }^{2}$ Not available for Q00JCPU, Q00CPU and Q01CPU

Devices
MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | ErrorFlag | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10 Direct J■ |  | Special Function Module U $\square$ G $\square$ | Index Register Zn | Constant <br> E | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s | - | - | - | - | $\bullet$ | $\bullet$ | - | - | - |  |  |
| d | - | - | - | - | - | $\bigcirc$ | - | - | - |  | 3 |

GX IEC Developer


GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | First number of device storing radiant value to be converted into degree value. | Real number |
| $d$ | First number of device storing conversion result. |  |

Functions Conversion from radian in floating point format into degrees

## DEG Conversion from radian into degrees

The DEG instruction calculates the degree value $\left(^{\circ}\right.$ ) from the radian value (rad) in $s$ and $s+1$. The result is stored in d and $\mathrm{d}+1$.

${ }^{1}$ Floating point value (real number)

The conversion from radian into degrees applies to the following equation:
Degree value $=$ radian value $\times 180 / \pi$

Operation In the following cases an operation error occurs and the error flag is set:

## Error

- For Q4AR CPU only: When SM707 is OFF and the specified device (s) contains -0 (error code 4100).

Program Example

DEG
While SM400 is set, the following program calculates the degree value from the radian value stored in D20 and D21 in 4-digit BCD format. The result is stored in D20 and D21 as floating point value.


[^74]
#### Abstract

NOTE This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.


### 7.12.9 SQR, SQRP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\boldsymbol{\bullet}^{1}$ | $\boldsymbol{\bullet}^{1}$ | $\bullet$ | $\boldsymbol{\bullet}^{2}$ |

${ }^{1}$ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.
${ }^{2}$ Not available for Q00JCPU, Q00CPU and Q01CPU

## Devices

MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | Error | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10 Direct J $\square$ |  | Special Function Module UपG■ | Index Register Zn | $\underset{E}{\text { Constant }}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s | - | - | - | - | - | $\bigcirc$ | - | - | - |  |  |
| d | - | - | - | - | - | $\bigcirc$ | - | - | - | SMO | 3 |

GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | s |  | SOR_MD | $8 . d$ |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | First number of device storing the value for the square root calculation. | Real number |
| $d$ | First number of device storing the square root result. |  |

## Functions Square root calculation of floating point values

## SQR Square root calculation

The SQR instruction calculates the square root of the floating point value in $s$ and $s+1$. The result is stored in d and $\mathrm{d}+1$.

${ }^{1}$ Floating point value (real number)

Only positive values may be stored in $s$ and $s+1$. (Negative values cannot be processed).

Operation In the following cases an operation error occurs and the error flag is set:

- The value entered in $s$ is negative.
- For Q4AR CPU only: When SM707 is OFF and the specified device (s) contains -0 (error code 4100).

Program
Example

SQR
While SM400 is set, the following program calculates the square root of the 4-digit BCD value in X20 through X2F. The result is stored in D0 and D1.

${ }^{1}$ Conversion into the BIN format
${ }^{2}$ Conversion into the floating point format
${ }^{3}$ Square root calculation
${ }^{4} B C D$ value
${ }^{5}$ Binary value
${ }^{6}$ Floating point value (real number)
${ }^{7}$ Floating point value (real number)

NOTE This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.12.10 EXP, EXPP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\bullet^{1}$ | $\bullet^{1}$ | $\bullet$ | $\boldsymbol{\bullet}^{2}$ |

${ }^{1}$ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.
${ }^{2}$ Not available for Q00JCPU, Q00CPU and Q01CPU

Devices
MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { Error } \\ & \text { Flag } \end{aligned}$ | Number |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10 Direct J $\square$ |  | Special <br> Function Module U $\square \mathbf{G} \square$ | IndexRegister Register$\mathbf{Z n}$ | $\underset{E}{\text { Constant }}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s | - | - | - | - | $\bullet$ | - | - | $\bullet$ | - |  |  |
| d | - | - | $\bullet$ | - | $\bullet$ | $\bigcirc$ | - | - | - |  | 3 |

GX IEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | s | $\begin{aligned} & -E N \mathbb{E X P}_{-M D}^{E N O} \\ & -8 \end{aligned}$ | EXP.MD | s.d |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | First number of device storing the value for the EXP instruction. |  |
| $d$ | First number of device storing the operation result. |  |

## Functions Floating point values as exponent of the base e

## EXP Exponent of e

The EXP instruction calculates the corresponding exponent to the base e from the floating point value in $s$ and $s+1$. The result is stored in $d$ and $d+1$.

${ }^{1}$ Floating point value (real number)

The calculation is based on the Euler's constant: "e=2.718281828".

Operation In the following cases an operation error occurs and the error flag is set:
Errors

- The calculation result exceeds the value range from $2^{-127}$ to $2^{129}$ (error code 4100).
- For Q4AR CPU only: When SM707 is OFF and the specified device (s) contains -0 (error code 4100).

Program
Example

EXP
The following program calculates the result of the exponential function to the base e with the 2 -digit BCD value at X20 through X27. The result is stored in D0 and D1 in floating point format.

[^75]NOTE The calculation result must not exceed $2^{129} \ln =89.41598$. If the $B C D$ value exceeds the value 90, an error message is returned from SMO.

This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.12.11 LOG, LOGP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\boldsymbol{\bullet}^{1}$ | $\boldsymbol{\bullet}^{1}$ | $\bullet$ | $\boldsymbol{\bullet}^{2}$ |

${ }^{1}$ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.
${ }^{2}$ Not available for Q00JCPU, Q00CPU and Q01CPU

## Devices <br> MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { Error } \\ & \text { Flag } \end{aligned}$ | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10 Direct J■ |  | Special Function Module | Index Register Zn | Constant <br> E | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s | - | - | - | - | - | - | - | - | - |  |  |
| d | - | $\bullet$ | $\bullet$ | - | $\bullet$ | $\bigcirc$ | - | - | - | SMO | 3 |

GX IEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | s |  | LOG_MD |  |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | First number of device storing the value for the LOG instruction. | Real number |
| $d$ | First number of device storing the operation result. |  |

## Functions Logarithm (In) calculation from floating point values

## LOG Logarithm (In) calculation

The LOG instruction calculates the natural logarithm from the floating point number in $s$ and $s+1$. The result is stored in d and $\mathrm{d}+1$.

${ }^{1}$ Floating point value (real number)

Only positive values can be specified in sand s+1. Negative values cannot be calculated.

Operation In the following cases an operation error occurs and the error flag is set: Errors

- The value specified in $s$ is negative (error code 4100).
- The calculation result exceeds the value range from $2^{-127}$ to $2^{129}$ (error code 4100).
- For Q4AR CPU only: When SM707 is OFF and the specified device (s) contains -0 (error code 4100).

Program
Example

LOG
The following program calculates the natural logarithm from the value 10. The result is stored in D30 through D31.

${ }^{1}$ Conversion into the floating point format
${ }^{2}$ Logarithm calculation
${ }^{3}$ Binary value
${ }^{4}$ Floating point value (real number)
${ }^{5}$ Floating point value (real number)

NOTE The LOG instruction calculates the natural logarithm (base e). The following formula converts the natural logarithm to normal logarithm (base 10):
$\log _{10} X=0.43429 \times \log _{\mathrm{e}} X$

NOTE This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.12.12 RND, RNDP, SRND, SRNDP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\boldsymbol{\bullet}^{1}$ |

${ }^{1}$ Not available for Q00JCPU, Q00CPU and Q01CPU

## Devices

MELSEC Q


GXIEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC | RND <br> SRND |  | $\begin{array}{r} \text { RND M } \\ -\quad \text { EN } \\ \\ \hline \end{array}$ | $\begin{array}{ll} \text { RND_M } & d \\ \text { SRND_M } & s \end{array}$ |
|  |  |  | $\begin{aligned} & \quad \text { ENRD_M } \\ & -s \end{aligned}$ |  |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $d$ | First number of device storing the randomized value. | BIN 16-bit |
| $s$ | Random value series or first number of device storing such data. |  |

## Functions Randomizing values and series update

## RND Randomizing values

The RND instruction generates a random value ranging from 0 to 32767 and stores it in d .

## SRND Updating series of random values

The SRND instruction updates the series of random values stored in s .

## Program

Example 1

RND
While X 10 is set, the following program stores the generated random value in D100.

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  |  |  | $\begin{aligned} & \mathrm{LD} \\ & \text { RND_M } \\ & \hline \text { Ren } \end{aligned}$ |  |

## Program

Example 2
SRND
While X 10 is set, the following program updates the series of random values in D0.


### 7.12.13 BSQR, BSQRP, BDSQR, BDSQRP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\bullet^{1}$ | $\bullet^{1}$ | $\bullet$ | $\boldsymbol{\bullet}^{2}$ |

${ }^{1}$ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.
${ }^{2}$ Not available for Q00JCPU, Q00CPU and Q01CPU

## Devices

MELSEC Q


GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | BSOR | s |  | BSOR_MD | s.d |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | Data for the square root calculation or first number of device storing such data. | BCD <br> $4-/ 8$-digit |
| d | First number of device storing the found square root. | BCD 4-digit |

## Functions $\quad$ Square root calculation from 4-digit or 8-digit BCD data

## BSQR Square root calculation from 4-digit BCD data

The BSQR instruction calculates the square root of $s$ and stores the result in $d$ and $d+1$.


The data in s must be a BCD value with at maximum 4 digits. The value range from 0 to 9999 must not be exceeded.

The calculation result stored in $d$ and $d+1$ must not exceed the value range from 0 to 9999.
The result is calculated with a 5-digit accuracy and rounded to a 4-digit value.

## BDSQR Square root calculation from 8-digit BCD data

The BDSQR instruction calculates the square root of $s$ and $s+1$ and stores the result in $d$ and $\mathrm{d}+1$.

${ }^{1}$ Two-word data
${ }^{2}$ Integer part
${ }^{3}$ Decimal places

The data in s and s+1 must be a BCD value with at maximum 8 digits. The value range from 0 to 99999999 must not be exceeded.

The calculation result stored in $d$ and $d+1$ must not exceed the value range from 0 to 9999 . The result is calculated with a 5-digit accuracy and rounded up to a 4-digit value.

Operation In the following cases an operation error occurs and the error flag is set: Errors

Program

BSQR
While SM400 is set, the following program calculates the square root of the BCD value 1325 and outputs the integer part of the result as 4-digit BCD value at Y50 through Y5F. The decimal places are output as 4-digit BCD value at Y40 through Y4F.


[^76]Program
Example 2

BDSQR
While SM400 is set, the following program calculates the square root of the BCD value 74625813 and outputs the integer part of the result as 4 -digit BCD value at Y50 through Y5F. The decimal places are output as 4 -digit BCD value at Y 40 through Y 4 F .

${ }^{1}$ Square root calculation

NOTE These program examples will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.12.14 BSIN, BSINP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\boldsymbol{\bullet}^{1}$ | $\boldsymbol{\bullet}^{1}$ | $\bullet$ | $\boldsymbol{\bullet}^{2}$ |

${ }^{1}$ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.
${ }^{2}$ Not available for Q00JCPU, Q00CPU and Q01CPU

Devices
MELSEC Q

| Usable Devices |  |  |  |  |  |  |  |  |  | Error | Numberof steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10 Direct JロN |  | Special Function Module U $\square$ G $\square$ | IndexRegister$\mathbf{Z n}$ | $\begin{gathered} \text { Constant } \\ \text { K, H, (16\#) } \end{gathered}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s | - | - | - | $\bigcirc$ | $\bigcirc$ | - | - | - | - | SM0 | 3 |
| d | - | - | - | - | - | - | - | - | - |  |  |

GX IEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | BSIN | $\begin{aligned} & s \\ & d \end{aligned}$ | $\begin{aligned} & \quad \text { ENSIN_MD } \\ & -\mathrm{ENO} \\ & -\mathrm{s} \end{aligned}$ | BSIN_MD | s.d |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | First number of device storing angle data for the BSIN instruction (sine). | 4-digit <br> BCD value |
| d | First number of device storing the calculation result. | B |

## Functions Sine calculation from BCD data

## BSIN Sine calculation

The BSIN instruction calculates the sine value from the angle data in s. The sign character of the result is stored in $d$. The value of the result is stored in $d+1$ and $d+2$.

${ }^{1}$ Sign bit
${ }^{2}$ Integer part
${ }^{3}$ Decimal places

The value s must be a $B C D$ value ranging from $0^{\circ}$ to $360^{\circ}$.
The sign of the result in $d$ is 0 for a positive value and 1 for a negative value.
The result in $d+1$ and $d+2$ may range from -1.000 to 1.000 in BCD format.
The calculation result will be rounded from the 5th digit on.

Operation In the following cases an operation error occurs and the error flag is set:
Errors

- The data specified in $s$ is no BCD data (error code 4100).
- The data specified in s exceeds the value range from $0^{\circ}$ to $360^{\circ}$ (error code 4100 ).


## Program Example

BSIN
While SM400 is set, the following program calculates the sine value of the 3-digit BCD value at X20 through X2B. If the value at X20 through X2B exceeds 360 (degrees), it will be corrected to suit the required value range of $0^{\circ}$ to $360^{\circ}$.

The sign is output at Y60. The integer part is output at Y50 through Y53 as 1-digit BCD value.
The decimal places are output at Y 40 through Y 4 F as 4 -digit BCD value.

${ }^{1}$ Sine calculation

NOTE This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.12.15 BCOS, BCOSP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\boldsymbol{\bullet}^{1}$ | $\boldsymbol{\bullet}^{1}$ | $\bullet$ | $\boldsymbol{\bullet}^{2}$ |

${ }^{1}$ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.
${ }^{2}$ Not available for Q00JCPU, Q00CPU and Q01CPU

## Devices

MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | Error | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10 Direct J $\square$ |  | Special Function Module U $\square$ G $\square$ | Index Register Zn | Constant K, H, (16\#) | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s | $\bigcirc$ | - | $\bullet$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bullet$ | - | - |  |  |
| d | - | - | $\bullet$ | - | - | - | - | - | - | SMO | 3 |

GX IEC Developer

| MELSEC Instruction List |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: |
| MELSEC |  |  |  |

GX
Developer $\square$

Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | First number of device storing angle data for the BCOS instruction (cosine). | 4-digit |
| d | First number of device storing the calculation result. | BCD value |

## Functions Cosine calculation from BCD data

## BCOS Cosine calculation

The BCOS instruction calculates the cosine value from the angle data in s. The sign character of the result is stored in $d$. The value of the result is stored in $d+1$ and $d+2$.


The value s must be a BCD value ranging from $0^{\circ}$ to $360^{\circ}$.
The sign of the result in $d$ is 0 for a positive value and 1 for a negative value.
The result in $d+1$ and $d+2$ may range from -1.000 to 1.000 in BCD format.
The calculation result will be rounded from the 5th digit on.

Operation In the following cases an operation error occurs and the error flag is set:
Errors

- The data specified in $s$ is no BCD data (error code 4100).
- The data specified in s exceeds the value range from $0^{\circ}$ to $360^{\circ}$ (error code 4100).

Program Example

BCOS
While SM400 is set, the following program calculates the cosine value of the 3-digit BCD value at X20 through X2B. If the value at X20 through X2B exceeds 360 (degrees), it will be corrected to suit the required value range of $0^{\circ}$ to $360^{\circ}$.
The sign is output at Y60. The integer part is output at Y50 through Y53 as 1-digit BCD value.
The decimal places are output at Y40 through Y4F as 4-digit BCD value.

${ }^{1}$ Cosine calculation

NOTE This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.12.16 BTAN, BTANP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\boldsymbol{\bullet}^{1}$ | $\boldsymbol{\bullet}^{1}$ | $\bullet$ | $\boldsymbol{\bullet}^{2}$ |

${ }^{1}$ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.
${ }^{2}$ Not available for Q00JCPU, Q00CPU and Q01CPU

Devices
MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { Error } \\ & \text { Flag } \end{aligned}$ | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ |  | $\mathrm{ET} / 10$ | Special Function | Index | Constant | Other |  |  |
|  | Bit | Word |  | Bit | Word | $\begin{aligned} & \text { Module } \\ & \text { U } \square \mathbf{G} \square \end{aligned}$ | Zn |  |  |  |  |
| s | $\bigcirc$ | - | - | $\bullet$ | $\bullet$ | - | $\bullet$ | - | - |  |  |
| d | - | - | - | - | - | - | - | - | - |  | 3 |

GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | BTAN | s | $\begin{aligned} & \text { ENTANMD } \quad \text { ENO } \\ & -\mathrm{S} \\ & -\mathrm{S} \end{aligned}$ | BTAN_MD |  |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | First number of device storing angle data for the BTAN instruction (tangent). | 4-digit <br> BCD value |
| d | First number of device storing the calculation result. | . |

## Functions Tangent calculation from BCD data

## BTAN Tangent calculation

The BTAN instruction calculates the tangent value from the angle data in s. The sign character of the result is stored in $d$. The value of the result is stored in $d+1$ and $d+2$.

${ }^{1}$ Sign bit
${ }^{2}$ Integer part
${ }^{3}$ Decimal places

The value s must be a BCD value ranging from $0^{\circ}$ to $360^{\circ}$.
The sign of the result in $d$ is 0 for a positive value and 1 for a negative value. The result in $d+1$ and $d+2$ may range from -57.2900 to 57.2900 in BCD format. The calculation result will be rounded from the 5th digit on.

Operation In the following cases an operation error occurs and the error flag is set:
Errors

- The data specified in $s$ is no BCD data (error code 4100).
- The data specified in s exceeds the value range from $0^{\circ}$ to $360^{\circ}$ (error code 4100 ).
- The value in s is $90^{\circ}$ or $270^{\circ}$ (error code 4100).


## Program Example

BTAN
While SM400 is set, the following program calculates the tangent value of the 3-digit BCD value at X20 through X2B. If the value at X20 through X2B exceeds 360 (degrees), it will be corrected to suit the required value range of $0^{\circ}$ to $360^{\circ}$.

The sign is output at Y60. The integer part is output at Y50 through Y53 as 1-digit BCD value.
The decimal places are output at Y 40 through Y 4 F as 4 -digit BCD value.

${ }^{1}$ Tangent calculation

NOTE This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.12.17 BASIN, BASINP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\boldsymbol{\bullet}^{1}$ | $\boldsymbol{\bullet}^{1}$ | $\bullet$ | $\boldsymbol{\bullet}^{2}$ |

${ }^{1}$ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.
${ }^{2}$ Not available for Q00JCPU, Q00CPU and Q01CPU

## Devices <br> MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | Error Flag | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | $\begin{gathered} \text { MELSECNET/10 } \\ \text { Direct J } \end{gathered}$ |  | Special Function Module | Index Register Zn | $\begin{aligned} & \text { Constant } \\ & \text { K, H, (16\#) } \end{aligned}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s | - | - | - | - | - | - | - | - | - |  |  |
| d | $\bullet$ | $\bullet$ | $\bullet$ | $\bigcirc$ | $\bullet$ | $\bullet$ | $\bullet$ | - | - | SM0 | 3 |

GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | BASIN |  | $\begin{aligned} & \text { EN } \begin{array}{l} \text { EASINMDD } \\ -\mathrm{ENO} \\ -\mathrm{s} \end{array} \\ & \hline \end{aligned}$ | BASIN_MD |  |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | First number of device storing the sine value for the BASIN instruction <br> (arcus sine). | 4-digit <br> BCD value |
| d | First number of device storing the calculation result. |  |

## Functions Arcus sine calculation from BCD data

## BASIN Arcus sine calculation

The BASIN instruction calculates the angle data from the sine value in $s, s+1$, and $s+2$. The result is stored in d.

${ }^{1}$ Sign bit
${ }^{2}$ Integer part
${ }^{3}$ Decimal places

The sign of the result in s is 0 for a positive value and 1 for a negative value.
The integer part prior to the decimal point and the decimal places must be $B C D$ values ranging from 0 to 10000.

The value or the result in d must be a BCD value ranging from $0^{\circ}$ to $90^{\circ}$ or from $270^{\circ}$ to $360^{\circ}$. The calculation result will be rounded from the 5th digit on.

Operation In the following cases an operation error occurs and the error flag is set:
Errors

- The data specified in s through s+2 is no BCD data (error code 4100).
- The data specified in $s$ through $s+2$ exceeds the value range from -1.0000 to 1.0000 (error code 4100).

Program Example

## BASIN

While SM400 is set, the following program calculates the arcus sine value from the sign bit at X0 ( $1=$ positive, $0=$ negative), the 1 -digit BCD integer part at X30 through X33, and the decimal places of the 4-digit BCD value at X20 through X2F. The resulting angle value is output in 4-digit $B C D$ format at Y 40 through Y 4 F .

${ }^{1}$ Arcus sine calculation

NOTE This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.12.18 BACOS, BACOSP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\bullet^{1}$ | $\bullet^{1}$ | $\bullet$ | $\boldsymbol{\bullet}^{2}$ |

${ }^{1}$ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.
${ }^{2}$ Not available for Q00JCPU, Q00CPU and Q01CPU

Devices
MELSEC Q

| Usable Devices |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { Error } \\ & \text { Flag } \end{aligned}$ | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10 Direct J $\square$ |  | Special <br> Function Module <br> U $\square \mathrm{G} \square$ | IndexRegister Registe$\mathbf{Z n}$ | $\begin{aligned} & \text { Constant } \\ & \text { K, H, (16\#) } \end{aligned}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s | - | - | $\bigcirc$ | - | - | - | - | - | - | SM0 | 3 |
| d | - | - | - | - | $\bullet$ | - | - | - | - |  |  |

GX IEC
Developer


GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | First number of device storing the sine value for the BACOS instruction <br> (arcus cosinus). | 4-digit |
| d | First number of device storing the calculation result. |  |

## Functions Arcus cosine calculation from BCD data

## BACOS Arcus cosine calculation

The BACOS instruction calculates the angle data from the cosine value in $s, s+1$, and $s+2$. The result is stored in d.


The sign of the result in $s$ is 0 for a positive value and 1 for a negative value.
The integer part prior to the decimal point and the decimal places must be BCD values ranging from 0 to 10000.

The value or the result in d must be a BCD value ranging from $0^{\circ}$ to 180. The calculation result will be rounded from the 5th digit on.

Operation In the following cases an operation error occurs and the error flag is set:
Errors

- The data specified in $s$ through $s+2$ is no BCD data (error code 4100).
- The data specified in s through $\mathrm{s}+2$ exceeds the value range from -1000 to 1000 (error code 4100).

Program Example

## BACOS

While SM400 is set, the following program calculates the arcus cosine value from the sign bit at X0 $(1=$ positive, $0=$ negative $)$, the 1 -digit BCD integer part at X30 through X33, and the decimal places of the 4 -digit BCD value at X20 through X2F. The resulting angle value is output in 4-digit BCD format at Y40 through Y4F.

${ }^{1}$ Arcus cosine calculation

NOTE This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.12.19 BATAN, BATANP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\boldsymbol{\bullet}^{1}$ | $\boldsymbol{\bullet}^{1}$ | $\bullet$ | $\boldsymbol{\bullet}^{2}$ |

${ }^{1}$ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.
${ }^{2}$ Not available for Q00JCPU, Q00CPU and Q01CPU

## Devices

MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | Error Flag | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10 Direct |  | Special <br> Function Module U $\square$ G■ | $\begin{aligned} & \text { Index } \\ & \text { Register } \\ & \text { Zn } \end{aligned}$ | $\begin{aligned} & \text { Constant } \\ & \text { K, H (16\#) } \end{aligned}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s | - | - | - | - | - | - | - | - | - |  |  |
| d | - | - | $\bullet$ | - | $\bullet$ | - | - | - | - |  | 3 |

GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | BATAN | $\stackrel{s}{s}$ |  | BATAN_MD |  |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | First number of device storing the tangent value for the BATAN instruction <br> (arcus tangent). | 4-digit |
| $d$ | BCD value |  |

## Functions Arcus tangent calculation from BCD data

## BATAN Arcus tangent calculation

The BATAN calculates the angle data from the tangent value in $s, s+1$, and $s+2$. The result is stored in d.


The sign bit of the result in $s$ is 0 for a positive value and 1 for a negative value.
The integer part prior to the decimal point and the decimal places must be BCD values ranging from 0 to 99999999.

The value of the result in d must be a BCD value ranging from $0^{\circ}$ to $90^{\circ}$ or $270^{\circ}$ or from $270^{\circ}$ and $360^{\circ}$.

The calculation result will be rounded from the 5th digit on.

Operation In the following cases an operation error occurs and the error flag is set:
Errors

- The data specified in $s$ through $s+2$ is no BCD data (error code 4100).

Program
Example

## BATAN

While SM400 is set, the following program calculates the arcus tangent value from the sign bit at X0 $(1=$ positive, $0=$ negative $)$, the 1 -digit BCD integer part at X20 through X23, and the decimal places of the 4 -digit BCD value at X30 through X3F. The resulting angle value is output in 4-digit BCD format at Y40 through Y4F.

${ }^{1}$ Arcus tangent calculation

NOTE This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.13 Data control instructions

The data control instructions include input and output devices. The 16-bit and 32-bit data of the input devices are output to the output devices via parameters controlling the upper and lower limits, the dead band, and the zone.

| Function | MELSEC Instruction <br> in <br> MELSEC Editor | MELSEC Instruction <br> in <br> IEC Editor |
| :---: | :---: | :---: |
|  | LIMIT | LIMIT_MD |
|  | LIMITP | LIMIT_P_MD |
|  | DLIMIT | DLIMIT_MD |
| Dead band controls for <br> BIN 16-/32-bit data | DLIMITP | DLIMIT_P_MD |
|  | BAND | BAND_MD |
|  | BANDP | BAND_P_MD |
|  | DBAND | DBAND_MD |
| Zone control for <br> BIN 16-/32-bit data | DBANDP | DBAND_P_MD |
|  | ZONE | ZONE_MD |
|  | ZONEP | ZONE_P_MD |
|  | DZONE | DZONE_MD |
|  | DZONEP | DZONE_P_MD |

NOTE
Within the IEC editors please use the IEC instructions.

### 7.13.1 LIMIT, LIMITP, DLIMIT, DLIMITP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\boldsymbol{\bullet}^{1}$ | $\boldsymbol{\bullet}^{1}$ | $\bullet$ | $\bullet$ |

${ }^{1}$ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.

Devices MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { Error } \\ & \text { Flag } \end{aligned}$ | Numberof steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | FileRegister | MELSECNET/10 Direct J $\square \square$ |  | Special Modion UTGI | $\begin{gathered} \text { Index } \\ \text { Register } \\ \text { Zn } \end{gathered}$ | $\begin{aligned} & \text { Constant } \\ & \text { K, H (16\#) } \end{aligned}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s1 | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - | - | - | SM0 | 5 |
| s2 | $\bullet$ | $\bullet$ | - | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - |  |  |
| 53 | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - |  |  |
| d | - | - | - | - | $\bullet$ | $\bullet$ | $\bullet$ | - | - |  |  |

GXIEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | $\begin{aligned} & s 1 \\ & s 2 \\ & s 3 \\ & s 3 \\ & d \end{aligned}$ |  | LIMIT_M | s1, s2, s3, d |

GX Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s1 | Lower limit value (minimum output threshold value). |  |
| s2 | Upper limit value (maximum output threshold value). | BIN 16-bit |
| s3 | Input value to be limited. |  |
| d | First number of device storing limited output value. |  |

## Functions Limitation of output values for BIN 16-bit and BIN 32-bit data

## LIMIT Limitation instruction for BIN 16-bit data

The LIMIT instruction controls whether data in the device specified by s3 ranges within the lower limits specified by s1 and the upper limits specified by s2. Depending on the control operation result the values are stored as follows in the device specified by d :

If the data value in $s 3$ is less than the lower limit value in $s 1$, the lower limit value is stored in $d$. If the data value in s3 is greater than the upper limit value in s2, the upper limit value is stored in d.

If the data value in $s 3$ ranges within the lower and the upper limit value, the data value is stored in d.


[^77]The values specified by s1, s2, and s3 have to range within -32768 and 32767.
If only the upper limit value is to be checked, the lower limit value in $s 1$ has to be set to -32768 .
If only the lower limit value is to be checked, the upper limit value in s2 has to be set to 32767.

## DLIMIT Limitation instruction for BIN 32-bit data

The DLIMIT instruction controls whether data in the devices specified by s3 and (s3)+1 range within the lower limits specified by s1 and (s1)+1 and the upper limits specified by $s 2$ and (s2)+1. Depending on the control operation result the values are stored as follows in the device specified by d:
If the data value in $s 3$ and $(s 3)+1$ is less than the lower limit value in s1and (s1)+1, the lower limit value is stored in $d$ and $d+1$.
If the data value in $s 3$ and ( $s 3$ ) +1 is greater than the upper limit value in $s 2$ and ( $s 2$ ) +1 , the upper limit value is stored in d and $\mathrm{d}+1$.

If the data value in s3 and (s3)+1 ranges within the lower and the upper limit value, the data value is stored in $d$ and $d+1$.

${ }^{1}$ Output value
${ }^{2}$ Input value
${ }^{3}$ Output value ( $\mathrm{d}+1, \mathrm{~d}$ )
${ }^{4}$ Input value ((s3)+1, s3)
${ }^{5}$ Upper limit value ((s2)+1, s2)
${ }^{6}$ Lower limit value ((s1)+1, s1)

The values specified by $s 1$ and (s1)+1,s2 and (s2)+1, and s3 and (s3)+1 have to range within -2147483648 and 2147483647.

If only the upper limit value is to be checked, the lower limit value in $s 1$ and ( $s 1$ )+1 has to be set to -2147483648.

If only the lower limit value is to be checked, the upper limit value in $s 2$ and ( $s 2$ )+1 has to be set to 2147483647.

Operation In the following cases an operation error occurs and the error flag is set:
Errors

- The value in $s 1((s 1)+1)$ is greater than that in $s 2((s 2)+1)$ (error code 4100$)$.


## Program

## Example 1

## Program

Example 2

LIMITP
With leading edge from XO, the following program controls whether BCD data at X20 through X2F ranges between the lower limit of 500 and the upper limit of 5000 . The result of the control operation is stored in D1.
If the value in D0 is greater than 5000, the value 5000 is stored in D1.
If the value in D0 is less than 500, the value 500 is stored in D1.
If the value ranges within 500 and 5000 , the data value is stored in D1.


DLIMIT
With leading edge from XO, the following program controls whether BCD data at X20 through X3F ranges within the lower limit of 10000 and the upper limit of 1000000. The result of the control operation is stored in D10 and D11.
If the value in D0 and D1 is greater than 1000000, the value 1000000 is stored in D10 and D11. If the value in D0 and D1 is less than 10000, the value 10000 is stored in D10 and D11.
If the value ranges within 10000 and 1000000, the data value is stored in D10 and D11.


### 7.13.2 BAND, BANDP, DBAND, DBANDP

## CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\boldsymbol{\bullet}^{1}$ | $\boldsymbol{\bullet}^{1}$ | $\bullet$ | $\bullet$ |

${ }^{1}$ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.

## Devices

MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { Error } \\ & \text { Flag } \end{aligned}$ | Numberof steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\underset{\text { Register }}{\substack{\text { File } \\ \text { Ren }}}$ | MELSECNET/10 Direct JПN |  | Special Function Module U $\square \mathbf{G}$ | $\begin{aligned} & \text { Index } \\ & \text { Register } \\ & \mathrm{Zn} \end{aligned}$ | $\begin{aligned} & \text { Constant } \\ & \text { K, } \mathrm{H}(16 \#) \end{aligned}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s1 | - | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - | - | - | SM0 | 5 |
| s2 | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - |  |  |
| s3 | $\bullet$ | $\bullet$ | - | $\bullet$ | $\bullet$ | - | $\bullet$ | $\bullet$ | - |  |  |
| d | $\bigcirc$ | $\bullet$ | - | $\bullet$ | - | - | - | - | - |  |  |

GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | BAND | $\begin{aligned} & s 1 \\ & s 2 \\ & s 3 \\ & d \end{aligned}$ |  | BAND_MD | s1.s2.s3.d |

GX Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s1 | Lower limit value of dead band (output value $=0$ ). |  |
| s2 | Upper limit value of dead band (output value $=0$ ). | BIN 16-bit |
| s3 | Input value to be controlled via dead band control. |  |
| d | First number of device storing subtraction result of input value minus limit value. |  |

## Functions BIN 16-bit and 32-bit dead band control

## BAND Dead band control of BIN 16-bit data

The BAND instruction subtracts a lower (negative) and an upper (positive) limit value from a BIN 16-bit value in a device specified by s3. The lower limit value is specified by s1; the upper limit value is specified by s2. The result is stored depending on the input value in the device specified by d as follows:

If the data value in s3 is less than the lower limit value in s1, the result of the subtraction s3-s1 is stored in the device specified by d .

If the data value in s3 is greater than the upper limit value in s2, the result of the subtraction s3-s2 is stored in the device specified by d.
If the data value in s 3 ranges within the limit values, the value 0 is stored in the device specified by d.

${ }^{1}$ Output value
${ }^{2}$ Input value
${ }^{3}$ Output value (d)
${ }^{4}$ Input value (s3)
${ }^{5}$ Lower (negative) limit value ( $s 1$ )
${ }^{6}$ Output value $=0$
${ }^{7}$ Upper (positive) limit value (s2)

The values in s1, s2, and s3 have to range within -32768 and 32767.
If the subtraction result leaves the relevant device range of -32768 and 32767 the output value is controlled as follows:

If the value -32768 is fallen below, the remaining subtraction is proceeded beginning from 32767. For example, if s3 stores the value -32768 and the value $10 \mathrm{in} \mathrm{s1}$ is subtracted, the result is

$$
-32768-10=8000 \mathrm{H}-\text { Ан }=7 \text { FF6 }=32758 .
$$

If the value 32760 is exceeded, the remaining subtraction is proceeded beginning from -32768.

## DBAND Dead band control of BIN 32-bit data

The DBAND instruction subtracts a lower (negative) and an upper (positive) limit value from a BIN 32-bit value in a device specified by s3 and (s3)+1. The lower limit value is specified by s1 and ( $s 1$ ) +1 ; the upper limit value is specified by $s 2$ and ( $s 2$ ) +1 . The result is stored depending on the input value in the device specified by $d$ and $d+1$ as follows:

If the data value in $s 3$ and ( $s 3$ ) +1 is less than the lower limit value in s1 and ( $s 1$ ) +1 , the result of the subtraction $s 3$, ( s 3 ) $+1-\mathrm{s} 1,(\mathrm{~s} 1)+1$ is stored in the device specified by d and $\mathrm{d}+1$.
If the data value in $s 3$ and ( $s 3$ ) +1 is greater than the upper limit value in $s 2$ and ( $s 2$ ) +1 , the result of the subtraction $s 3,(s 3)+1-s 2,(s 2)+1$ is stored in the device specified by $d$ and $d+1$.

If the data value in s3 and (s3)+1 ranges within the limit values, the value 0 is stored in the device specified by $d$ and $d+1$.

${ }^{1}$ Output value
${ }^{2}$ Input value
${ }^{3}$ Output value ( $\mathrm{d}+1, \mathrm{~d}$ )
${ }^{4}$ Input value ((s3)+1, s 3 )
${ }^{5}$ Lower (negative) limit value ((s1)+1, s1)
${ }^{6}$ Output value $=0$
${ }^{7}$ Upper (positive) limit value ((s2)+1, s2)

The values in $s 1$ and $(s 1)+1$, $s 2$ and $(s 2)+1$, and $s 3$ and $(s 3)+1$ have to range within -2147483648 and 2147483647.

If the subtraction result leaves the relevant device range of -2147483648 and 2147483647 the output value is controlled as follows:

If the value -2147483648 is fallen below, the remaining subtraction is proceeded beginning from 2147483647 . For example, if $s 3$ and ( $s 3$ )+1 store the value -2147483648 and the value 1000 in s 1 is subtracted, the result is

$$
-2147483648-1000=80000000 \mathrm{H}-3 \mathrm{E} 8 \mathrm{H}=7 \mathrm{FFFFC} 18 \mathrm{H}=2147482648 .
$$

If the value 2147483647 is exceeded, the remaining subtraction is proceeded beginning from -2147483648.
$\begin{array}{ll}\text { Operation } & \text { In the following cases an operation error occurs and the error flag is set: } \\ \text { Errors } & \text { The value in } s 1((s 1)+1) \text { is greater than that in } s 2((s 2)+1)(\text { error code } 4100) .\end{array}$

## Program

## Example 1

## BANDP

With leading edge from XO , the following program subtracts the lower (negative) limit value -1000 and the upper (positive) limit value 1000 from the BCD data at X20 through X2F. The result is stored in D1.
If the value in D0 is greater than 1000, the value D0-1000 is stored in D1.
If the value in D0 is less than -1000, the value D0 - $(-1000)$ is stored in D1.
If the value in D0 ranges within -1000 and 1000, the value 0 is stored in D1.


## Program

Example 2

DBANDP
With leading edge from XO , the following program subtracts the lower (negative) limit value -10000 and the upper (positive) limit value 10000 from the BCD data at X20 through X3F. The result is stored in D10 and D11.

If the value in D0 and D1 is greater than 10000, the value D0, D1 - 1000 is stored in D10 and D11.

If the value in D0 and D1 is less than -10000, the value D0, D1-(-10000) is stored in D10 and D11.
If the value in D0 and D1 ranges within -10000 and 1000 , the value 0 is stored in D10 and D11.


### 7.13.3 ZONE, ZONEP, DZONE, DZONEP

## CPU


${ }^{1}$ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.

Devices MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\underset{\substack{\text { File } \\ \text { Register }}}{\text { and }}$ | MELSECNET/10 Direct J■ |  | Special FunctionModule U $\square \mathbf{Q} \square$ | IndexRegisterZn | $\begin{aligned} & \text { Constant } \\ & \text { K, } \mathbf{H}(16 \#) \end{aligned}$ | Other | $\begin{aligned} & \text { Error } \\ & \text { Flag } \end{aligned}$ | Number of steps |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s1 | $\bullet$ | $\bullet$ | - | $\bigcirc$ | $\bullet$ | - | - | $\bullet$ | - | - | 5 |
| s2 | $\bullet$ | - | - | $\bullet$ | $\bullet$ | - | - | - | - |  |  |
| s3 | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - | - | $\bullet$ | - |  |  |
| d | $\bigcirc$ | $\bullet$ | $\bullet$ | $\bullet$ | - | $\bullet$ | - | - | - |  |  |

GX IEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | ZONE | $\begin{aligned} & s 1 \\ & s 2 \\ & s 3 \\ & s 3 \end{aligned}$ |  | ZONE_MD | s1.s2.s3.d |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s1 | Negative zone control value to be added to the input value. |  |
| s2 | Positive zone control value to be added to the input value. | BIN 16-Bit |
| s3 | Input value to be controlled via zone control. |  |
| d | First number of device storing total of input value and zone control value. |  |

## Functions BIN 16-bit and 32-bit zone control

## ZONE Zone control of BIN 16-bit data

The ZONE instruction adds a negative and a positive control value to a BIN 16-bit value in a device specified by 53 . The negative control value is stored in $s 1$; the positive control value is stored in s2. The result is stored depending on the input value in the device specified by d as follows:

If the data value in $s 3$ is less than 0 , the result of the addition $s 3+s 1$ is stored in the device specified by d.

If the data value in $s 3$ is greater than 0 , the result of the addition $s 3+s 2$ is stored in the device specified by d.
If the data value in $s 3$ is equal to 0 , the value 0 is stored in the device specified by d .

${ }^{1}$ Output value
${ }^{2}$ Input value
${ }^{3}$ Output value (d)
${ }^{4}$ Input value (s3)
${ }^{5}$ Upper (positive) zone control value (s2)
${ }^{6}$ Input value = 0
${ }^{7}$ Lower (negative) zone control value (s1)

The values in s1, s2, and s3 have to range within -32768 and 32767.
If the addition result leaves the relevant device range of -32768 and 32767 , the output value is controlled as follows:

If the value -32768 is fallen below, the remaining addition is proceeded beginning from 32767. For example, if s3 stores the value -32768 and the value -100 in $s 1$ is added, the result is

$$
-32768+(-100)=8000 \mathrm{H}+\text { FF9CH }=7 \text { F9C } \mathrm{H}=32668 .
$$

If the value 32767 is exceeded, the remaining addition is proceeded beginning from -32768 .

## DZONE Zone control of BIN 32-bit data

The DZONE instruction adds a negative and a positive control value to a BIN 32-bit value in a device specified by $s 3$ and $(s 3)+1$. The negative control value is stored in $s 1$ and ( $s 1$ ) +1 ; the positive control value is stored in s 2 and $(\mathrm{s} 2)+1$. The result is stored depending on the input value in the device specified by d and $\mathrm{d}+1$ as follows:

If the data value in $s 3$ and $(s 3)+1$ is less than 0 , the result of the addition $s 3,(s 3)+1+s 1,(s 1)+1$ is stored in the device specified by d and $\mathrm{d}+1$.
If the data value in $s 3$ and $(s 3)+1$ is greater than 0 , the result of the addition $s 3,(s 3)+1+s 2$, $(\mathrm{s} 2)+1$ is stored in the device specified by $\mathrm{d}+1$.

If the data value in $s 3$ and $(s 3)+1$ is equal to 0 , the value 0 is stored in the device specified by $d$ and $d+1$.

${ }^{1}$ Output value
${ }^{2}$ Input value
${ }^{3}$ Output value ( $\mathrm{d}+1, \mathrm{~d}$ )
${ }^{4}$ Input value ((s3)+1, s3)
${ }^{5}$ Upper (positive) zone control value ((s2)+1, s2)
${ }^{6}$ Input value = 0
${ }^{7}$ Lower (negative) zone control value ((s1)+1, s1)

The values in $s 1$ and $(s 1)+1$, $s 2$ and $(s 2)+1$, and $s 3$ and $(s 3)+1$ have to range within -2147483648 and 2147483647.

If the addition result leaves the relevant device range of -2147483648 and 2147483647 the output value is controlled as follows:
If the value -2147483648 is fallen below, the remaining addition is proceeded beginning from 2147483647 . For example, if s3 and (s3)+1 store the value -2147483648 and the value -1000 in 51 is added, the result is

$$
-2147483648+(-1000)=80000000 \mathrm{H}+\text { FFFFFC18H = 7FFFFC18H=2147482648. }
$$

If the value 2147483647 is exceeded, the remaining addition is proceeded beginning from -2147483648.

## Program

## Example 1

## ZONEP

With leading edge from XO , the following program adds the negative zone control value -100 and the positive zone control value 100 to BCD data at X20 through X2F. The result is stored in D1.
If the value in $D 0$ is greater than 0 , the value $D 0+100$ is stored in D1.
If the value in DO is less than 0 , the value $\mathrm{D} 0+(-100)$ is stored in D1.
If the value D0 is equal to 0 , the value 0 is stored in D1.


## Program

Example 2
DZONEP
With leading edge from XO , the following program adds the negative zone control value - 10000 and the positive zone control value 10000 to $B C D$ data at X20 through X3F. The result is stored in D10 and D11.
If the value in D0 and D1 is greater than 0, the value D0, D1 + 10000 is stored in D10 and D11. If the value in D0 and D1 is less than 0 , the value D0, D1 + (-10000) is stored in D10 and D11. If the value D0 and D1 is equal to 0 , the value 0 is stored in D10 and D11.


### 7.14 File register switching instructions

The switching instructions enable switching between file register blocks and between file names in file registers. The table below gives an overview of the instructions.

| Function | MELSEC Instruction <br> in <br> MEL | MELSEC Instruction <br> in <br> IEC Editor |
| :---: | :---: | :---: |
|  | RSET | RSET_MD |
|  |  | RSET_K_MD |
|  | RSETP | RSET_P_MD |
|  |  | QDRSET |
| Setting comment files | QSET_K_P_MD |  |
|  | QDRSETP | QDRSET_M |
|  | QCDSET | QDRSET_P_MD |

### 7.14.1 RSET, RSETP

## CPU


${ }^{1}$ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.

## Devices

MELSEC Q


GXIEC
Developer


GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | Number of file register block or first number of device storing this number. | BIN 16-bit |

## Functions Setting file register blocks

## RSET Switch instruction for file register blocks

The RSET instruction switches from a file register block being in use by a program to a file register block with the number specified by s . After switching over, the sequence program exclusively accesses file registers (R0-R32767) in the specified block.

${ }^{1}$ Processing with file register access
${ }^{2}$ File used by program
${ }^{3}$ Number of file register block (s)
${ }^{4}$ Block 0
${ }^{5}$ Block 1
${ }^{6}$ Block n

Operation In the following cases an operation error occurs and the error flag is set: Errors

- The block number specified by s does not exist (error code 4100).
- There are no file registers in the block specified by s (error code 4101).


## Program Example

RSETP
With leading edge from SM400, the following program compares the file register R0 in register block 0 to the file register R0 in register block 1 . The file register blocks 0 and 1 are addressed via the RSET instruction. Both file registers R0 are read via the MOV instruction. If the value in R0 (block 0) is equal to the value in R0 (block 1), the output Y40 is set. If the value in R0 (block 0 ) is less than the value in R0 (block 1), the output Y41 is set. If the value in R0 (block 0 ) is greater than the value in R0 (block 1), the output Y42 is set.


[^78]
### 7.14.2 QDRSET, QDRSETP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\boldsymbol{\bullet}^{1}$ |

${ }^{1}$ Not available for Q00JCPU, Q00CPU and Q01CPU
Devices MELSEC Q

${ }^{1} \mathrm{n}=$ (number of program name characters)/2 = Number of additional steps (Decimal fractions are rounded up)

GX IEC Developer

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: |
| MELSEC |  |  |

GX
Developer $\square$

Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | Drive number and file name of file register file to be switched to or first number of <br> device storing such data. | Character string |

## Functions Setting file register files

## QDRSET Switch instruction for file register files

The QDRSET instruction switches from a file register file being in use by a program to a file register file specified by s. After switching over, the sequence program exclusively accesses file registers (R0-R32767) in block 0 of the specified file register file. The file register blocks are selected via the RSET instruction.

${ }^{1}$ Processing with file register access
${ }^{2}$ Setting the drive and file(s)
${ }^{3}$ Drive 1, file A
${ }^{4}$ Drive 1, file B
${ }^{5}$ Drive 1, file C
${ }^{6}$ Drive 2, file A
${ }^{7}$ Drive 3, file A
${ }^{8}$ Drive 4, file A

In total, 4 drives can be assigned (1-4). The drive number 0 cannot be assigned; this range is reserved for internal memory.
The extension .QDR is not needed to be entered for file specification.
A file name setting can be cleared by specifying the NULL character ( 00 H ) for the file name.
File register files selected by the QDRSET instruction are given priority even if a drive number and file name were specified by the parameters.

Operation In the following cases an operation error occurs and the error flag is set:
Errors $\quad$ - The file register file does not exist on the drive specified by s (error code 2410).

## Program Example

QDRSET/QDRSETP
With leading edge from $X 0$, the following program switches to the file register file ABC.QDR on drive 1 . While X 1 is set, the file register file DEF.QDR on drive 3 is accessed.


### 7.14.3 QCDSET, QCDSETP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\boldsymbol{\bullet}^{1}$ |

${ }^{1}$ Not available for Q00JCPU, Q00CPU and Q01CPU
Devices MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { Error } \\ & \text { Flag } \end{aligned}$ | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10 Direct J |  | Special Function Module U $\square$ G $\square$ | IndexRegister Zn | $\begin{gathered} \text { Constant } \\ \$ \end{gathered}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s | - | - | $\bullet$ | - | - | - | - | - | - | SMO | $2+\mathrm{n}^{1)}$ |

${ }^{1} \mathrm{n}=$ (number of program name characters)/2 = Number of additional steps (Decimal fractions are rounded up)

GX IEC
Developer

| MELSEC Instruction List |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: |
| MELSEC | ocoset s | $\begin{aligned} & \left.=\text { EN }^{\text {OCDSETMM }} \begin{array}{l} \text { ENO } \\ -s \end{array}\right] \end{aligned}$ | OCDSET_M s |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | Drive number and file name of comment file to be switched to or first number of <br> device storing such data. | Character string |

## Functions Setting comment files

## QCDSET Switch instruction for comment files

The QCDSET instruction switches from a comment file being in use by a program to a comment file specified by s. After switching over, the sequence program exclusively accesses comment data of the specified comment file.

${ }^{1}$ Processing with comment data access
${ }^{2}$ Setting the drive and comment file(s)
${ }^{3}$ Drive 1, file A
${ }^{4}$ Drive 1, file B
${ }^{5}$ Drive 1, file C
${ }^{6}$ Drive 2, file A
${ }^{7}$ Drive 3, file A
${ }^{8}$ Drive 4, file A

In total, 4 drives can be assigned (1-4). The drive number 0 cannot be assigned; this range is reserved for internal memory.

The extension .QCD is not needed to be entered for file specification.
A file name setting can be cleared by specifying the NULL character ( 00 H ) for the file name. Comment files selected by the QCDSET instruction are given priority even if a drive number and file name were specified by the parameters.

## Operation

In the following cases an operation error occurs and the error flag is set:

## Program <br> Example

QCDSET/QCDSETP
With leading edge from X0, the following program switches to the comment file ABC.QCD on drive 1 . While X 1 is set, the comment file DEF.QCD on drive 3 is accessed.


### 7.15 Clock instructions

The clock instructions read and write, add and subtract, and change the data format of clock data. The table below gives an overview of these instructions:

| Function | MELSEC Instruction <br> in <br> MELSEC Editor | MELSEC Instruction <br> in <br> IEC Editor |
| :---: | :---: | :---: |
|  | DATERD | DATERD_MD |
|  | DATERDP | DATERD_P_MD |
| Writing clock data | DATEWR | DATEWR_MD |
|  | DATEWRP | DATEWR_P_MD |
| Adding clock data | DATE+ | DATEPLUS_M |
|  | DATE+P | DATEPLUSP_M |
| Subtracting clock data | DATE- | DATEMINUS_M |
|  | DATE-P | DATEMINUSP_M |
| Changing clock data format from <br> seconds to hh:mm:ss | SECOND | SECOND_M |
|  | SECONDP | SECONDP_M |
|  | HOUR | HOUR_M |

### 7.15.1 DATERD, DATERDP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\boldsymbol{\bullet}^{1}$ | $\boldsymbol{\bullet}^{1}$ | $\bullet$ | $\bullet$ |

${ }^{1}$ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.

Devices MELSEC Q


GXIEC
Developer


IEC Instruction List


GX
Developer


Variables

| Set Data | Meaning | Data Type |  |
| :--- | :--- | :--- | :--- |
|  |  | MELSEC | IEC |
| d | First number of device storing clock data being read. | BIN 16-bit | Array [0..6] of <br> ANY16 |

## Functions Reading clock data

## DATERD Read instruction

The DATERD instruction reads year, month, day, hour, minute, second, and weekday from the internal QnA CPU clock and stores the clock data in binary format in the devices specified by $d+0$ (Array_d[0]) through $d+6$ (Array_d[6]). The assignment of registers to clock data is illustrated below:
d+0, array_d[0] = year (1)
$d+1$, array_d[1] = month (January = 1, December = 12) $(2)$
d+2, array_d[2] = day (3)
$d+3$, array_d[3] = hour (24 hour format) (4)
$\mathrm{d}+4$, array_d[4] = minute (5)
d+5, array_d[5] = second (6)
$d+6$, array_d[6] = day of the week(7)

The QnA clock is indicated 8.


The following table contains the value range of clock data in $d+0$ through $d+6$ :

| Clock data | Year | Month | Day | Hour | Minute | Second | Day of the <br> week |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input range | 1 ) | $1-12$ | $1-31$ | $0-23$ | $0-59$ | $0-59$ | $0-6$ |
| Devices | $\mathrm{d}+0$ <br> $($ array_d[0]) | $\mathrm{d}+1$ <br> (array_d[1]) | $\mathrm{d}+2$ <br> (array_d[2]) | $\mathrm{d}+3$ <br> (array_d[3]) | $\mathrm{d}+4$ <br> (array_d[4]) | $\mathrm{d}+5$ <br> (array_d[5]) | $\mathrm{d}+6$ <br> (array_d[6]) |

${ }^{1} 0$ to 99 for QnA CPU, 1980 to 2079 for a System Q CPU
The "year" is stored in a QnA CPU as a two-digit number. Only the ones and tens is stored (eg. 1998 = 98).
When a System Q CPU is used, the "year" is stored as four-digit indication.
The day of the week stored in $\mathrm{d}+6$ (Array_d[6]) is indicated from 0 to 6 . The table below shows the assignment of weekdays:

| Weekday | Sunday | Monday | Tuesday | Wednesday | Thursday | Friday | Saturday |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Storage value | 0 | 1 | 2 | 3 | 4 | 5 | 6 |

Leap years are calculated automatically by the CPU clock.

## Program Example

## DATERD (QnA CPU)

While SM400 is set, the following program reads clock data from the internal CPU clock and outputs it in BCD format at the outputs Y 47 through Y 67 as follows:
Y60 - Y67 = month
Y58-Y5F = day
Y50 - Y57 = hour
Y48-Y4F = minute
Y40-Y47 = second

| Clock data | Year | Month | Day | Hour | Minute | Second | Day of the <br> week |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Devices | D0 <br> (var_D0[0]) | D1 <br> (var_D0[1] | D2 <br> $($ var_D0[2] | D3 <br> $($ var_D0[3] $)$ | D4 <br> (var_D0[4]) | D5 <br> $($ var_D0[5]) | D6 <br> (var_D0[6]) |



[^79]NOTE This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

Program
Example
DATERD (System Q CPU)
While SM400 is set, the following program reads clock data from the internal CPU clock and outputs it in BCD format at the outputs Y47 through Y67 as follows:
Y70-Y7F = year
Y68-Y6F = month
Y60-Y67 = day
Y 58 - Y5F = hour
Y50 - Y57 = minute
Y48-Y4F = seconds
Y44-Y47 = day of the week

| Clock data | Year | Month | Day | Hour | Minute | Second | Day of the <br> week |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Devices | D0 | D1 | D2 | D3 | D4 | D5 | D6 |


${ }^{1}$ Clock data
${ }^{2}$ Year
${ }^{3}$ Month, day
${ }^{4}$ Hour, minute
${ }^{5}$ Second, day of the week

### 7.15.2 DATEWR, DATEWRP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\bullet^{1}$ | $\boldsymbol{\bullet}^{1}$ | $\bullet$ | $\bullet$ |

${ }^{1}$ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.

Devices MELSEC Q


GXIEC
Developer


GX
Developer


Variables

| Set Data | Meaning | Data Type |  |
| :--- | :--- | :--- | :--- |
|  |  | MELSEC | IEC |
| $s$ | First number of device storing the data to be written to the internal <br> CPU clock. | BIN 16-bit | Array [0..6] of <br> ANY16 |

## Functions Writing clock data

## DATEWR Write instruction

The DATEWR instruction writes clock data of year, month, day, hour, minute, second, and weekday stored in the devices specified by d+0 (Array_d[0]) through d+6 (Array_d[6]) to the internal CPU clock. The clock data are stored in binary format. The assignment of registers to clock data is illustrated below:
s+0, array_s[0] = year (1)
s+1, array_s[1] = month (January = 1, December = 12) (2)
s+2, array_s[2] = day (3)
$\mathrm{s}+3$, array_s[3] = hour (24 hour format, 0 to 23 hours) (4)
$\mathrm{s}+4$, array_s[4] = minute (5)
s+5, array_s[5] = second (6)
s+6, array_s[6] = weekday (7)

The QnA clock is indicated 8.


The following table contains the value range of clock data in $d+0$ through $d+6$ :

| Clock data | Year | Month | Day | Hour | Minute | Second | Day of the <br> week |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input range | 1 ) | $1-12$ | $1-31$ | $0-23$ | $0-59$ | $0-59$ | $0-6$ |
| Devices | $\mathrm{s}+0$ <br> (array_s[0]) | $\mathrm{s}+1$ <br> (array_s[1]) | $\mathrm{s}+2$ <br> (array_s[2]) | $\mathrm{s}+3$ <br> (array_s[3]) | $\mathrm{s}+4$ <br> (array_s[4]) | $\mathrm{S}+5$ <br> (array_s[5]) | $\mathrm{S}+6$ <br> (array_s[6]) |

${ }^{1} 0$ to 99 for QnA CPU, 1980 to 2079 for a System Q CPU
The "year" is stored in a QnA CPU as a two-digit number. Only the ones and tens is stored (eg. $1998=98)$. In a System Q CPU the "year" is stored as four-digit indication.
The weekday stored in s+6 (Array_s[6]) is indicated from 0 to 6 . The table below shows the assignment of weekdays:

| Weekday | Sunday | Monday | Tuesday | Wednesday | Thursday | Friday | Saturday |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Storage value | 0 | 1 | 2 | 3 | 4 | 5 | 6 |

[^80]
## Program Example

## DATEWRP (QnA CPU)

With leading edge from X 40 , the following program writes the clock data in binary format at the inputs X0 through X2F to the internal CPU clock. The inputs are assigned to the clock data as follows:

X28-X2F = year
X20 - X27 = month
X18-X1F = day
X10-X17 = hour
X8 - XF = minute
$X 0-X 7=$ second

| Clock data | Year | Month | Day | Hour | Minute | Second | Day of the <br> week |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Devices | D0 <br> (var_D0[0]) | D1 <br> (var_D0[1]) | D2 <br> (var_D0[2]) | D3 <br> (var_D0[3]) | D4 <br> (var_D0[4]) | D5 <br> (var_D0[5]) | D6 <br> (var_D0[6]) |


${ }^{1}$ Year, month
${ }^{2}$ Day, hour
${ }^{3}$ Minute, second
${ }^{4}$ Clock data
NOTE This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages.For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

## Program Example

DATEWRP (System Q CPU)
With leading edge from $X 40$, the following program writes the clock data in binary format at the inputs X0 through X2F to the internal CPU clock. The inputs are assigned to the clock data as follows:

| $\mathrm{X} 30-\mathrm{X} 3 \mathrm{~F}=$ year | $\mathrm{X} 18-\mathrm{X1F}=$ hour |
| :--- | :--- |
| $\mathrm{X} 28-\mathrm{X} 2 \mathrm{~F}=$ month | $\mathrm{X} 10-\mathrm{X} 17=$ minute |
| $\mathrm{X} 20-\mathrm{X} 27=$ Day | $\mathrm{X} 8-\mathrm{XF}=$ seconds |


| Clock data | Year | Month | Day | Hour | Minute | Second | Day of the <br> week |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Devices | D0 | D1 | D2 | D3 | D4 | D5 | D6 |



[^81]
### 7.15.3 DATE+, DATE+P

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

Devices MELSEC Q

|  | UsableDevices |  |  |  |  |  |  |  |  | Error Flag | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | File Register | MELSECNET/10 Direct J $\square$ |  | Special Function Module U $\square$ G $\square$ | IndexRegister$\mathbf{Z n}$ | Constant | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s1 | - | - | - | - | - | - | - | - | - | SM0 | 4 |
| s2 | - | - | - | - | - | - | - | - | - |  |  |
| d | - | - | - | - | - | - | - | - | - |  |  |

GX IEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC | DATE + |  |  DATEPLUS_M <br> -ENO  <br> $-s 1$  <br> -s 2  | DATEPLUS_M s1, s2.d |

GX
Developer


Variables

| Set Data | Meaning | Data Type |  |
| :--- | :--- | :--- | :--- |
|  |  | MELSEC | IEC |
| s1 | Clock data to be added to. |  | BIN 16-bit | \(\left.\begin{array}{l}Array [0..2] of <br>

ANY16\end{array}\right]\)

## Functions

## Adding clock data

## DATE+ Addition instruction

The DATE+ instruction adds the clock data stored in the devices specified from s2 on to the clock data stored in the devices specified from s1 on. The clock data of the operation result is stored in the devices specified from d.

The following table contains the value range of clock data in (s1)+0 through (s1)+2, (s2)+0 through (s2) +2 , and d+0 through d+2):

| Clock Data | Year | Month | Day | Hour | Minute | Second | Day of the <br> week |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input range | - | - | - | $0-23$ | $0-59$ | $0-59$ | - |
| Devices | - | - | - | $s 1+0$ <br> (array_s1[0]) | $\mathrm{s} 1+1$ <br> (array_s1[1]) | $\mathrm{s} 1+2$ <br> (array_s1[2]) | - |
| Devices | - | - | - | s2+0 <br> (array_s2[0]) | s2+1 <br> (array_s2[1]) | s2+2 <br> (array_s2[2]) | - |
| Devices | - | - | - | $d+0$ <br> (array_d[0]) | $d+1$ <br> (array_d[1]) | $d+2$ <br> (array_d[2]) | - |


${ }^{1}$ Hour
${ }^{2}$ Minute
${ }^{3}$ Second

In the following diagram the clock data
6 hours, 32 minutes, 40 seconds ((s1)+0 through (s1)+2) is added the clock data
7 hours, 48 minutes, 10 seconds ((s2)+0 through (s2)+2). The result
14 hours, 20 minutes, 50 seconds is stored in d+0 through d+2.

| s1 | 6 | 1 s2 | 7 | 1 | d | 14 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (s1)+1 | 32 | $2+(\mathrm{s} 2)+1$ | 48 | 2 | d+1 | 20 | 2 |
| (s1)+2 | 40 | 3 (s2)+2 | 10 | 3 | d+2 | 15 | 3 |

[^82]If the addition result of clock data exceeds 24 hours, 24 hours are subtracted automatically to achieve a correct time value.

The following diagram illustrates the addition of 14 hours, 20 minutes, and 30 seconds to 20 hours, 20 minutes, and 20 seconds. The result would be 34 hours, 40 minutes, and 50 seconds. Since this result is not a correct time format, after the subtraction of 24 hours, the correct result is 10 hours, 40 minutes, and 50 seconds (10:40:50 the next day).


1 Hour
${ }^{2}$ Minute
${ }^{3}$ Second

NOTE Refer to section "Writing clock data" for further information on that topic.

Operation In the following cases an operation error occurs and the error flag is set:
Errors - The clock data in (s1)+0 through (s1)+2 and (s2)+0 through (s2)+2 exceed the input range.

Program
Example

DATE+P
With leading edge from X20, the following program reads the clock data from the internal CPU clock via the DATERDP instruction and stores it in the registers D0 through D6 (see diagrams below). The DATE+P instruction adds one hour (D10, D11, D12) to the read data. The result is stored in D100 through D102 (see diagrams below).

| Clock Data | Year | Month | Day | Hour | Minute | Second | Day of the week |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Devices | $\begin{gathered} \text { DO } \\ \text { (var_DO[0]) } \end{gathered}$ | $\begin{gathered} \text { D1 } \\ \text { (var_D0[1]) } \end{gathered}$ | $\begin{gathered} \text { D2 } \\ \text { (var_D0[2]) } \end{gathered}$ | $\begin{gathered} \text { D3 } \\ \text { (var_D0[3]) } \end{gathered}$ | $\begin{gathered} \text { D4 } \\ \text { (var_D0[4]) } \end{gathered}$ | $\begin{gathered} \text { D5 } \\ \text { (var_D0[5]) } \end{gathered}$ | $\begin{gathered} \text { D6 } \\ \text { (var_D0[6]) } \end{gathered}$ |
| Devices | - | - | - | $\begin{gathered} \text { D20 } \\ \text { (var_D20[0]) } \end{gathered}$ | $\begin{gathered} \text { D21 } \\ \text { (var_D20[1]) } \end{gathered}$ | $\begin{gathered} \text { D22 } \\ \text { (var_D20[2]) } \end{gathered}$ | - |
| Devices | - | - | - | $\begin{gathered} \text { D10 } \\ \text { (var_D10[0]) } \end{gathered}$ | $\begin{gathered} \text { D11 } \\ \text { (var_D10[1]) } \end{gathered}$ | $\begin{gathered} \text { D12 } \\ \text { (var_D10[2]) } \end{gathered}$ | - |
| Devices | - | - | - | $\begin{gathered} \text { D100 } \\ \text { (var_D100[0]) } \end{gathered}$ | $\begin{gathered} \text { D101 } \\ \text { (var_D100[1]) } \end{gathered}$ | $\begin{gathered} \text { D102 } \\ \text { (var_D100[2]) } \end{gathered}$ | - |



NOTE This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

The diagram below illustrates reading clock data via the DATERDP instruction.

| 1 | D0 | 95 | 2 |
| :---: | :---: | :---: | :---: |
|  | D1 | 5 | 3 |
|  | D2 | 15 | 4 |
|  | D3 | 10 | 5 |
|  | D4 | 23 | 6 9 |
|  | D5 | 41 | 7 |
|  | D6 | 2 | 8 |

${ }^{1}$ QnA CPU clock
${ }^{2}$ Year
${ }^{3}$ May (January = 1, December = 12)
${ }^{4}$ Day
${ }^{5}$ Hour (24-hour format)
${ }^{6}$ Minute
${ }^{7}$ Second
${ }^{8}$ Day of the week
${ }^{9}$ Clock data

The diagram below illustrates the addition via the DATE+P instruction.


[^83]
### 7.15.4 DATE-, DATE-P

## CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

Devices MELSEC Q

| Usable Devices |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { Error } \\ & \text { Flag } \end{aligned}$ | Numberof steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10 Direct J $\square$ - |  | Special Function U $\square \mathbf{\square G} \square$ | $\begin{gathered} \text { Index } \\ \text { Register } \\ \mathrm{Zn} \end{gathered}$ | $\begin{aligned} & \text { Constant } \\ & \mathrm{K}, \mathrm{H}(16 \#) \end{aligned}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  | DY |  |  |
| s1 | - | $\bullet$ | $\bullet$ | - | - | - | - | - | - |  |  |
| s2 | - | $\bullet$ | $\bullet$ | - | - | - | - | - | - | Sm0 | 4 |
| d | - | $\bullet$ | $\bullet$ | - | - | - | - | - | - |  |  |

GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | DATE- | $\begin{aligned} & s 1 \\ & s 2 \\ & d 2 \end{aligned}$ |  | DATEMINUS_M | s1.s2.d |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s1 | First number of device storing clock data to be subtracted from. |  |
| s2 | First number of device storing clock data to be subtracted. | BIN 16-bit |
| d | First number of device storing the clock data of the subtraction result. |  |

## Functions Subtracting clock data

## DATE- Subtraction instruction

The DATE instruction subtracts clock data stored in the device specified from s2 on from the clock data in the device specified from s1 on. The clock data of the operation result is stored in the device specified from d on.

The following table shows the input ranges of clock data stored in ( s 1 ) +0 through ( s 1 ) +2 , $(\mathrm{s} 2)+0$ through (s2)+2 and d+0 through d+2.

| Clock Data | Year | Month | Day | Hour | Minute | Second | Day of the <br> week |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input range | - | - | - | $0-23$ | $0-59$ | $0-59$ | - |


| Clock Data | Year | Month | Day | Hour | Minute | Second | Day of the week |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Devices | - | - | - | $\begin{gathered} \text { s1+0 } \\ \text { (array_s1[0]) } \end{gathered}$ | $\begin{gathered} \text { s1+1 } \\ \text { (array_s1[1]) } \end{gathered}$ | $\begin{gathered} s 1+2 \\ \text { (array_s1[2]) } \end{gathered}$ | - |
| Devices | - | - | - | $\begin{gathered} \text { s2+0 } \\ \text { (array_s2[0]) } \end{gathered}$ | $\begin{gathered} \text { s2+1 } \\ \text { (array_s2[1]) } \end{gathered}$ | $\begin{gathered} \text { s2+2 } \\ \text { (array_s2[2]) } \end{gathered}$ | - |
| Devices | - | - | - | $\begin{gathered} d+0 \\ \text { (array_d[0]) } \end{gathered}$ | $\begin{gathered} \mathrm{d}+1 \\ \text { (array_d[1]) } \end{gathered}$ | $\begin{gathered} \mathrm{d}+2 \\ \text { (array_d[2]) } \end{gathered}$ | - |


${ }^{1}$ Hour
${ }^{2}$ Minute
${ }^{3}$ Second

The following diagram illustrates the subtraction of 3 hours, 50 minutes, and 10 seconds $((\mathrm{s} 2)+0-(\mathrm{s} 2)+2)$ from 10 hours, 40 minutes, and $20((\mathrm{~s} 1)+0-(\mathrm{s} 1)+2)$. The result, 6 hours, 50 minutes, and 10 seconds is stored in $d+0$ through $d+2$.


[^84]If the subtraction result of clock data becomes negative, 24 hours are added automatically to achieve a correct time value.

The following diagram illustrates the subtraction of 10 hours, 42 minutes, and 12 seconds from 4 hours, 50 minutes, and 32 seconds. The result would be -6 hours, 8 minutes, and 20 seconds. Since this result is not a correct time format, after the addition of 24 hours, the correct result is 18 hours, 8 minutes, and 20 seconds (18:08:20 the day before).

${ }^{1}$ Hour
${ }^{2}$ Minute
${ }^{3}$ Second

NOTE Refer to section "Writing clock data" for further information on that topic.

Operation In the following cases an operation error occurs and the error flag is set:
Errors - The clock data in (s1)+0 through (s1)+2 and (s2)+0 through (s2)+2 exceed the input range.

## Program Example

DATE-P
With leading edge from X1C, the following program reads the clock data from the internal CPU clock via the DATERDP instruction and stores it in the registers D100 through D106 (see diagrams below). The DATE-P instruction subtracts 10 hours (D10), 40 minutes (D11) and 10 seconds (D12) from the read data. The negative subtraction result, -8 hours, 41 minutes and 10 seconds is added 24 hours. The correct result, 16 hours, 41 minutes and 10 seconds (16:41:10 the day before) is stored in R10 through R12 (see diagrams below).

| Clock Data | Year | Month | Day | Hour | Minute | Second | Day of the week |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Devices | $\begin{gathered} \text { D100 } \\ \text { (var_D100[0]) } \end{gathered}$ | $\begin{gathered} \text { D101 } \\ \text { (var_D100[1]) } \end{gathered}$ | $\begin{gathered} \text { D102 } \\ \text { (var_D100[2]) } \end{gathered}$ | $\begin{gathered} \text { D103 } \\ \text { (var_D100[3]) } \end{gathered}$ | $\begin{gathered} \text { D104 } \\ \text { (var_D100[4]) } \end{gathered}$ | $\begin{gathered} \text { D105 } \\ \text { (var_D100[5]) } \end{gathered}$ | $\begin{gathered} \text { D106 } \\ \text { (var_D100[6]) } \end{gathered}$ |
| Devices | - | - | - | $\begin{array}{\|c\|} \hline \text { D1000 } \\ (\text { var_D1000[0]) } \end{array}$ | $\begin{gathered} \text { D1001 } \\ (\text { var_D1000[1]) } \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { D1002 } \\ \text { (var_D1000[2]) } \\ \hline \end{array}$ | - |
| Devices | - | - | - | $\begin{gathered} \text { D10 } \\ \text { (var_D10[0]) } \end{gathered}$ | $\begin{gathered} \text { D11 } \\ \text { (var_D10[1]) } \end{gathered}$ | $\begin{gathered} \hline \text { D12 } \\ \text { (var_D10[2]) } \end{gathered}$ | - |
| Devices | - | - | - | $\begin{gathered} \text { R10 } \\ \text { (var_R10[0]) } \end{gathered}$ | $\begin{gathered} \text { R11 } \\ \text { (var_R10[1]) } \end{gathered}$ | $\begin{gathered} \text { R12 } \\ \text { (var_R10[2]) } \end{gathered}$ | - |



NOTE
This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

The diagram below illustrates reading clock data via the DATERDP instruction.

| 1 | D100 | 95 | 2 |
| :---: | :---: | :---: | :---: |
|  | D101 | 4 | 3 |
|  | D102 | 20 | 4 |
|  | D103 | 3 | 5 |
|  | D104 | 21 | 6 9 |
|  | D105 | 20 | 7 |
|  | D106 | 1 | 8 |

${ }^{1}$ QnA CPU clock
${ }^{2}$ Year
${ }^{3}$ May (January = 1, December = 12)
${ }^{4}$ Day
${ }^{5}$ Hour (24-hour format)
${ }^{6}$ Minute
${ }^{7}$ Second
${ }^{8}$ Day of the week
${ }^{9}$ Clock data

The diagram below illustrates the subtraction via the DATE-P instruction.

| D103 | 3 | 1 | D10 | 10 | 1 | R10 | 16 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D104 | 21 | 2 - | D11 | 40 | 2 | R11 | 41 | 2 |
| D105 | 20 | 3 | D12 | 10 | 3 | R12 | 10 | 3 |

[^85]
### 7.15.5 SECOND, SECONDP, HOUR, HOURP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

## Devices

 MELSEC Q| Usable Devices |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { Error } \\ & \text { Flag } \end{aligned}$ | Numberof steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | File Register | MELSECNET/10 Direct J $\square \square$ |  | SpecialFunction Muncion U $\square$ MG■ | $\begin{aligned} & \text { Index } \\ & \text { Register } \\ & \text { Zn } \end{aligned}$ | $\begin{aligned} & \text { Constant } \\ & \mathrm{K}, \mathrm{H}(16 \#) \end{aligned}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| SECOND |  |  |  |  |  |  |  |  |  |  |  |
| s | - | $\bullet$ | $\bullet$ | - | - | - | - | - | - |  |  |
| d | $\bullet$ | $\bullet$ | $\bullet$ | - | $\bullet$ | $\bullet$ | - | - | - | sMo | 3 |
| HOUR |  |  |  |  |  |  |  |  |  |  |  |
| s | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - |  |  |
| d | - | $\bullet$ | $\bullet$ | - | - | - | - | - | - | SMO | 3 |

GX IEC Developer

| MELSEC Instruction List |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: |
| MELSEC | $\begin{array}{ll} \text { SECOND } & s \\ & d \end{array}$ |  | SECOND_M s.d |

GX
Developer


Variables

| Set Data | Meaning | Data Type |  |
| :---: | :---: | :---: | :---: |
|  |  | MELSEC | IEC |
| SECOND |  |  |  |
| s | Hours, minutes, seconds | BIN | Array [0..2] of ANY16 |
| d | Seconds |  | ANY32 |
| HOUR |  |  |  |
| s | Seconds |  | ANY32 |
| d | Hours, minutes, seconds | 16-/32-bit | Array [0..2] of ANY16 |

## Functions Changing the clock data format

## SECOND Changing time format from hh:mm:ss to seconds

The SECOND instruction changes the clock data in the devices s+0 through s+2 from the time format hh:mm:ss to the format seconds only. The result is stored in the devices specified by d and $\mathrm{d}+1$.

The following table shows the input ranges of clock data stored in s+0 through s+2:

| Clock Data | Year | Month | Day | Hour | Minute | Second | Day of the <br> week |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input range | - | - | - | $0-23$ | $0-59$ | $0-59$ | - |


| Clock Data | Year | Month | Day | Hour | Minute | Second | Day of the <br> week |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Devices | - | - | - | $\mathrm{s}+0$ <br> (array_s[0]) | $\mathrm{s}+1$ <br> (array_s[1]) | $\mathrm{s}+2$ <br> (array_s[2]) | - |
| Devices |  | - | - |  |  | $\mathrm{d}+0$ <br> (array_d[0]) <br> through <br> $d+1$ <br> (array_d[1]) | - |



The following diagram shows the conversion of 4 hours, 29 minutes, and 31 seconds into 16171 seconds.


## HOUR

Changing time format from seconds to hh:mm:ss
The HOUR instruction changes the clock data in the devices s+0 through s+1 from the time format seconds only to the format hh:mm:ss.
The following table shows the input ranges of clock data to be stored in $\mathrm{d}+0$ through $\mathrm{d}+2$ :

| Clock Data | Year | Month | Day | Hour | Minute | Second | Day of the <br> week |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input range | - | - | - | $0-23$ | $0-59$ | $0-59$ | - |


| Clock Data | Year | Month | Day | Hour | Minute | Second | Day of the <br> week |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Devices | - | - | - | $d+0$ <br> (array_d[0]) | $\mathrm{d}+1$ <br> (array_d[1]) | $\mathrm{d}+2$ <br> $($ array_d[2]) | - |
| Devices | - | - | - | - | - | $\mathrm{S}+0$ <br> (array_s[0]) <br> throguh <br> S+1 <br> (array_s[1] | - |



The following diagram shows the conversion of 45325 seconds into 12 hours, 35 minutes, and 25 seconds.


## Operation <br> Errors

Program

## Example 1

In the following cases an operation error occurs and the error flag is set:

- The clock data in s+0 (array_s[0]) through s+2 (array_s[2]) for the SECOND instruction or in $s+0$ and $s+1$ for the HOUR instruction exceed the input range (error code 4100).


## SECONDP

With leading edge from X20, the following program reads clock data from the internal CPU clock via the DATERDP instruction and stores it in the registers D10 through D16 (see diagrams below). The hours D20, minutes D21, and seconds D22 of clock data are converted into seconds only via the SECONDP instruction. The result is stored in D100 and D101 (see diagrams below).
$\left.\begin{array}{|l|c|c|c|c|c|c|c|}\hline \text { Clock Data } & \text { Year } & \text { Month } & \text { Day } & \text { Hour } & \text { Minute } & \text { Second } & \begin{array}{c}\text { Day of the } \\ \text { week }\end{array} \\ \hline \text { Devices } & \begin{array}{c}\text { D10 } \\ \text { (var_D10[0]) }\end{array} & \begin{array}{c}\text { D11 } \\ \text { (var_D10[1]) }\end{array} & \begin{array}{c}\text { D12 } \\ \text { (var_D10[2]) }\end{array} & \begin{array}{c}\text { D13 } \\ \text { (var_D10[3]) }\end{array} & \begin{array}{c}\text { D14 } \\ \text { (var_D10[4]) }\end{array} & \begin{array}{c}\text { D15 } \\ \text { (var_D10[5]) }\end{array} & \begin{array}{c}\text { D16 } \\ \text { (var_D10[6]) }\end{array} \\ \hline \text { Devices } & - & - & - & \begin{array}{c}\text { D20 } \\ \text { (var_D20[0]) }\end{array} & \begin{array}{c}\text { D21 } \\ \text { (var_D20[1]) }\end{array} & \begin{array}{c}\text { D22 } \\ \text { (var_D20[2]) }\end{array} & \text { - } \\ \hline \text { Devices } & & & & & & \begin{array}{c}\text { D100 } \\ \text { (var_D10[0]) } \\ \text { bis }\end{array} & \text { - } \\ & - & - & - & - & \text { D101 } \\ \text { (var_D10[1]) }\end{array}\right]$

The diagram below illustrates reading clock data via the DATERDP instruction.

| 1 | D10 | 95 | 2 |
| :---: | :---: | :---: | :---: |
|  | D11 | 4 | 3 |
|  | D12 | 20 | 4 |
|  | D13 | 20 | 5 |
|  | D14 | 21 | 6 9 |
|  | D15 | 23 | 7 |
|  | D16 | 5 | 8 |

${ }^{1}$ QnA CPU clock
${ }^{2}$ Year
${ }^{3}$ May (January = 1, December = 12)
${ }^{4}$ Day
${ }^{5}$ Hour (24-hour format)
${ }^{6}$ Minute
${ }^{7}$ Second
${ }^{8}$ Day of the week
${ }^{9}$ Clock data

The diagram below illustrates the conversion into seconds via the SECONDP instruction.
$\square$
${ }^{1}$ Hour
${ }^{2}$ Minute
${ }^{3}$ Second
${ }^{4}$ Converted seconds

## Program

## Example 2

HOURP
With leading edge from X20, the following program converts the seconds stored in D0 and D1 into hours, minutes, and seconds. The result is stored in the devices in brackets.

| Clock Data | Year | Month | Day | Hour | Minute | Second | Day of the <br> week |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Devices | - | - | - | D0 <br> (var_D0[1]) | D1 <br> (var_D0[2]) | D2 <br> (var_D0[3]) | - |
| Devices | - | - | - | - | - | D100 <br> (var_D100[0]) <br> bis <br> D101 <br> (var_D100[1]) | - |



[^86]NOTE These program examples will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 7.16 Peripheral device instructions

The peripheral device instructions support the output of messages to peripheral devices and the input of data through keyboards at peripheral devices.

| Function | MELSEC Instruction <br> in <br> MELSEC Editor | MELSEC Instruction <br> in <br> IEC Editor |
| :---: | :---: | :---: |
| Output of messages <br> to peripheral devices | MSG | MSG_M |
| Key input of data <br> from peripheral devices | PKEY | PKEY_M |

### 7.16.1 MSG

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

Devices
MELSEC Q


GX IEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | $s$ | $\begin{aligned} & \quad \text { MSG_M } \\ & -E^{\text {ENO }} \\ & -\mathrm{s} \end{aligned}$ | MSG_M s |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | Character string data to be displayed at the peripheral device or first number of <br> device storing such data. | Character string |

## Functions Output of messages to peripheral devices

## MSG Output instruction

The MSG instruction outputs a character string stored in a device specified from s to a peripheral device specified in terminal mode. The end of the character string is indicated by the character code " 00 H ".

${ }^{1} 2 ., 4 ., \ldots,(n+1)$-th character
${ }^{2}$ The character code " OOH " indicates the end of the character string
${ }^{3}$ 1., $3 .$, ..., nth character
${ }^{4}$ Display of the character strings (messages) at a peripheral device

Up to 64 characters can be displayed at the peripheral device.
The character string data in s is stored in the special registers SD738 through SD773 (storage area for messages).
During execution of the MSG instruction the special relay SM738 (execution signal for the MSG instruction) is set. If the special relay SM738 is set, no other MSG instruction will be executed.
After completion of the MSG instruction, ie. after display of all characters, the special register SM738 is reset and the contents (character string) of the special registers SD738 through SD773 are cleared (overwritten by the character code " 00 H ").

## Program <br> Example

MSG
If XO is set, the following program outputs and displays the character string "TOSOU LINE READY" as message to the display of a peripheral device.


### 7.16.2 PKEY

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

Devices MELSEC Q


GX IEC Developer

| MELSEC Instruction List |  |
| :---: | :---: | :---: |
| MELSEC |  |


| Ladder Diagram | IEC Instruction List |
| :---: | :---: |
|  | PKEY_M d |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| d | First number of device storing the input character string. | BIN 16-bit |

## Functions Key input of data at peripheral devices

## PKEY Input instruction

The PKEY instruction clears the data words in the devices specified in d+0 through d+17 and sets the special relay SM736 (execution signal for the PKEY instruction). In addition, the special relay SM737 (key input reception flag) is set. After completion of the PKEY instruction, the key input data (characters) are read from the peripheral device specified in terminal mode and written in ASCII format to the devices specified in d+0 through d+17.

Resetting the execution condition for the PKEY instruction also resets the special relays SM736 and SM737.

The special relay SM737 is set, if a character entered via the keyboard is received by the peripheral device, and reset, if the CPU stores the key input. While the special relay SM737 is set, key input data cannot be received by the peripheral device.

The key input at the peripheral device is completed, when it receives the character string "CR". In total, 32 characters can be entered. After the input of 32 characters, the reception of key input data is terminated by the peripheral device, without having received the character string "CR".

The storage of key input data (characters) in the devices specified in $d+1$ through $d+17$ is illustrated below:

${ }^{1}$ Counter
${ }^{2}$ 2nd to 32 nd character
${ }^{3} 1$ st to 31 st character
${ }^{4}$ Number of characters entered (binary data value)
${ }^{5}$ Maximum 16 characters
${ }^{6}$ The character code " 00 H " indicates the end of the entered character string (number of entered characters: odd = upper byte, even = lower byte

The PKEY instruction cannot be executed from more than one location at the same time. If key input is intended from more than one location, an interlock has to be established via the special relay SM736 (execution signal of the PKEY instruction) to prevent simultaneous input.

[^87]Program
Example

PKEY
If XO is set, the following program stores the character string "TOSOU LINE READY" entered into the peripheral device via keyboard in the registers D1 through D10.


[^88]
### 7.17 Program control instructions

The program control instructions toggle different program operation modes. The table below gives an overview of the instructions:

| Function | MELSEC Instruction <br> in <br> MELSEC Editor | MELSEC Instruction <br> in <br> IEC Editor |
| :---: | :---: | :---: |
|  | PSTOP | PSTOP_M |
| Switching programs into <br> stand-by mode and reset of outputs | PSTOPP | PSTOPP_M |
| Switching programs into <br> scan execution mode | POFF | POFF_M |
| Switching programs into | POFFP | POFFP_M |
| Sow-speed execution mode | PSCAN | PSCAN_M |
| low | PSCANP | PSCANP_M |

NOTE
Please check, whether these functions are available and supported by your version of the GX IEC Developer.

### 7.17.1 PSTOP, PSTOPP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\boldsymbol{\bullet}^{1}$ |

${ }^{1}$ Not available for Q00JCPU, Q00CPU and Q01CPU

Devices MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { Error } \\ & \text { Flag } \end{aligned}$ | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10 Direct $\square$ |  | Special <br> Function <br> Module <br> UCIG | $\begin{aligned} & \text { Index } \\ & \text { Register } \\ & \mathbf{Z n} \end{aligned}$ | $\begin{gathered} \text { Constant } \end{gathered}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s | - | $\bullet$ | $\bullet$ | - | - | - | - | - | - | SMO | $2+\mathrm{n}^{1}$ |

${ }^{1} \mathrm{n}=$ (number of program name characters)/2 = Number of additional steps (Decimal fractions are rounded up)

GX IEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC | PSTOP |  |  | PSTOP_M s |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | File name of program file to be set into stand-by mode or first number of device <br> storing such data. | Character string |

## Functions Setting a program into the stand-by mode

## PSTOP Switch instruction for the stand-by mode

The PSTOP instruction sets the program specified by the device in s into the stand-by mode. In this mode the program is only executed if requested.
Only program files stored in the internal memory (drive 0 ) can be set into the stand-by mode. The stand-by mode is only entered after END processing.
The PSTOP instruction is even given priority if the execution mode is specified via parameters.
The file extension .QPG is not needed to be entered for file specification since the type of file is recognized automatically.

Operation In the following cases an operation error occurs and the error flag is set:

- The specified program file does not exist (error code 2410).


## Program <br> Example

PSTOPP
With leading edge from $X 0$, the following program sets a program named "ABC" into the standby mode.

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instructio | List |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | LD PSTOPP | $\begin{aligned} & x \mathrm{xD} \\ & \text { "ABC" } \end{aligned}$ |  | LD <br> PSTOPP_M | "ADC" |

### 7.17.2 POFF, POFFP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\boldsymbol{\bullet}^{1}$ |

${ }^{1}$ Not available for Q00JCPU, Q00CPU and Q01CPU

Devices MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { Error } \\ & \text { Flag } \end{aligned}$ | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10 Direct J |  | Special Function Module U $\square$ G $\square$ | $\begin{aligned} & \text { Index } \\ & \text { Register } \\ & \mathbf{Z n} \end{aligned}$ | $\begin{gathered} \text { Constant } \\ \$ \end{gathered}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s | - | $\bullet$ | - | - | - | - | - | - | - | SMO | $2+\mathrm{n}^{1)}$ |

${ }^{1} \mathrm{n}=$ (number of program name characters)/2 $=$ Number of additional steps (Decimal fractions are rounded up)

GX IEC
Developer

| MELSEC Instruction List |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: |
| MELSEC |  |  |  |
| POFF | $s$ |  |  |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | First number of device storing file name of program file to be set into stand-by <br> mode including reset of outputs. | Character string |

## Functions Setting a program into the stand-by mode including reset of the outputs

 POFF Switch instruction for the stand-by mode with reset outputsThe POFF instruction sets the program specified by the device in s into the stand-by mode and resets the outputs addressed by the program. First in this mode all outputs, addressed by the program are reset to the same status as if the execution conditions for the instructions addressing them were not set. Then the program enters the stand-by mode.

Only program files stored in the internal memory (drive 0 ) can be set into the stand-by mode. The stand-by mode is only entered after END processing.

The POFF instruction is even given priority if the execution mode is specified via parameters. The file extension .QPG is not needed to be entered for file specification since the type of file is recognized automatically.

NOTE On execution of the POFF instruction the coils addressed by an OUT instruction are reset (see functions).

Operation In the following cases an operation error occurs and the error flag is set:
Errors

Program
Example

## POFFP

With leading edge from $X 0$, the following program sets a program named "ABC" into the standby mode. First in this mode all outputs, addressed by the program "ABC" are reset to the same status as if the execution conditions for the instructions addressing them were not set. Then the program "ABC" enters the stand-by mode.


### 7.17.3 PSCAN, PSCANP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\boldsymbol{\bullet}^{1}$ |

${ }^{1}$ Not available for Q00JCPU, Q00CPU and Q01CPU

Devices MELSEC Q

${ }^{1} \mathrm{n}=$ (number of program name characters)/2 = Number of additional steps (Decimal fractions are rounded up)

GX IEC
Developer

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: |
| MELSEC | PSCAN |  |  |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | File name of program file to be set into scan execution mode or first number of <br> device storing such data. | Character string |

## Functions Setting a program into the scan execution mode <br> PSCAN Switch instruction for the scan execution mode

The PSCAN instruction sets the program specified by the device in s into the scan execution mode. In this mode the program is only executed once during one program scan.

Only program files stored in the internal memory (drive 0) can be set into the scan execution mode.

The scan execution mode is only entered after END processing.
The PSCAN instruction is even given priority if the execution mode is specified via parameters.
The file extension .QPG is not needed to be entered for file specification since the type of file is recognized automatically.

Operation In the following cases an operation error occurs and the error flag is set:
Errors - The specified program file does not exist (error code 2410).

## Program <br> PSCANP <br> Example <br> With leading edge from X 0 , the following program sets a program named " $A B C$ " into the scan execution mode.

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC | LD PSCANP | $\begin{aligned} & x_{0} \mathrm{ABC} \end{aligned}$ |  | $\begin{array}{lll} \hline \text { LD } & \\ \text { PSCANP_M } & \text { "ADC" } \end{array}$ |

### 7.17.4 PLOW, PLOWP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\boldsymbol{\bullet}^{1}$ |

${ }^{1}$ Not available for Q00JCPU, Q00CPU and Q01CPU

Devices MELSEC Q

${ }^{1} \mathrm{n}=($ number of program name characters)/2 $=$ Number of additional steps (Decimal fractions are rounded up)

GX IEC
Developer


GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | File name of program file to be set into low-speed execution mode or first number <br> of device storing such data. | Character string |

## Functions Setting a program into the low-speed execution mode

## PLOW Switch instruction for the low-speed execution mode

The PLOW instruction sets the program specified by the device in s into the low-speed execution mode. In this mode the program is only executed at low processing speed.
Only program files stored in the internal memory (drive 0 ) can be set into the scan execution mode.

The low-speed execution mode is only entered after END processing.
The PLOW instruction is even given priority if the execution mode is specified via parameters.
The file extension .QPG is not needed to be entered for file specification since the type of file is recognized automatically.

Operation In the following cases an operation error occurs and the error flag is set:

## Errors

- The specified program file does not exist (error code 2410).
- The program file contains a CHK instruction (error code 4235).


## Program

Example
PLOWP
With leading edge from XO , the following program sets a program named "ABC" into the lowspeed execution mode.


### 7.18 Other convenient instructions

This section contains miscellaneous instructions for setting and resetting WDT (watchdog timer) and carry flags, for settings of the number of program scans to be executed, for reading, writing, and entering of data from and to several memories. The table below gives an overview of the instructions:

| Function | MELSEC Instruction MELSEC Editor | MELSEC Instruction in IEC Editor |
| :---: | :---: | :---: |
| Reset watchdog timer | WDT | WDT_M |
| Set and reset carry flag | STC | STC_M |
|  | CLC | CLC_M |
| Preset number of execution scans | DUTY | DUTY_M |
| Direct read of one byte | ZRRDB | ZRRDB_M |
|  | ZRRDBP | ZRRDBP_M |
| Direct write of one byte | ZRWRB | ZRWRB_M |
|  | ZRWRBP | ZRWRBP_M |
| Store device for indirect designation | ADRSET | ADRSET_M |
|  | ADRSETP | ADRSETP_M |
| Numerical key input from keyboard | KEY | KEY_MD |
| Batch save of index register contents | ZPUSH | ZPUSH_M |
|  | ZPUSHP | ZPUSHP_M |
| Batch recovery of index register contents | ZPOP | ZPOP_M |
|  | ZPOPP | ZPOPP_M |
| Batch write of data to EEPROM register | EROMWR | EROMWR_M |
|  | EROMWRP | EROMWRP_M |

NOTE The instructions ADRSET and ADRSETP are not supported by the GX IEC Developer.

### 7.18.1 WDT, WDTP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | 0 |  | $\bigcirc$ |

## Devices

MELSEC A

${ }^{1}$ Refer to chapter "Programming an AnA, AnAS, and AnU CPU" in the Programming Manual for the according number of steps.

Devices MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | $\begin{gathered} \text { Error } \\ \text { Flag } \end{gathered}$ | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10 Direct J $\square$ |  | Special Function Uadule | Index Register$\mathbf{Z n}$ | Constant | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| - | - | - | - | - | - | - | - | - | - | - | 1 |

GX IEC Developer

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: |
| MELSEC |  |  |
|  |  |  |

GX Developer $\square$

## Variables

| Set Data | Meaning | - | Data Type |
| :---: | :--- | :--- | :---: |
| - |  | - |  |

## Resetting the watchdog timer

## WDT Reset

The WDT instruction resets the watchdog timer (WDT) during execution of a sequence program.
The WDT instruction is only needed, if the program scan time of a sequence program from program step 0 up to the END/FEND instruction exceeds the default time setting of the WDT under certain conditions. If the default time setting of the WDT is exceeded any program scan the parameter setting of the WDT has to be adjusted accordingly.

The setting value of the WDT has to be adjusted so that neither the time period t 1 (step 0 to WDT instruction) nor t2 (WDT and END/FEND instructions) exceed the WDT setting value.


The WDT instruction can be set any number of times within one program scan. Nevertheless, for programming remind that the outputs are not reset (0) at once.

The values of the program scan time stored in the registers are not cleared via the WDT instruction. Therefore, the stored values may be greater than the WDT values set through parameters.

NOTE
The following A series CPUs only supply read-only (fixed) values for watchdog timers: A3H, A3M, AnA, AnAS, and AnU

### 7.18.2 STC, CLC

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  |  |  |  |

## Devices

 MELSEC A

GXIEC Developer

| MELSEC Instruction List | Ladder Diagram |
| :---: | :---: |
| MELSECSTC <br> CLC |  |

IEC Instruction List


GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :---: | :---: | :---: |
| - | - | - |

## Functions Setting and resetting the carry flag

## STC Set carry flag

The carry flag stores the carry (0 or 1) of rotation and shift operations. The carry is represented in the program as a contact by the special relay M9012. M9012 is set, if the carry flag is 1, and not set, if the carry flag is 0 .

On execution of the STC instruction the carry flag (M9012) is forced ON.

## CLC Reset carry flag

The carry flag is reset after the execution of the CLC instruction. At the same time the special relay M9012 is reset.
The STC/CLC instruction is executed once at leading edge from the input condition.

${ }^{1}$ Execution condition of the STC instruction
${ }^{2}$ Execution condition of the CLC instruction
${ }^{3}$ Carry flag (M9012)
${ }^{4}$ One execution

## Program

Example
STC, CLC
With leading edge from M0, the following program adds the BCD data at X0 through XF to the BCD data in D0. The result is stored in D1. If the result of the addition is greater than 9999, M1 is set and the STC instruction is executed (M9012 is set). If the result is less than or equal to 9999, the carry flag is not set.


### 7.18.3 DUTY

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Devices

meLsec A

${ }^{1}$ Refer to chapter "Programming an AnA, AnAS, and AnU CPU" in the Programming Manual for the according number of steps.
${ }^{2}$ Index qualification supported by A3H, A3M, AnA, AnAS and AnU CPU only.
Devices MELSEC Q

${ }^{1}$ SM420 through SM424 and SM430 through SM434
GX IEC Developer


GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| n1 | Number of scans the special relays are set. | BIN 16-bit |
| n2 | Number of scans the special relays are reset. | Bit |
| d | Address of special relay (A series = M9020 - M9024, <br> Q series and System Q = SM420 - SM424 and SM430 - SM434). |  |

## Functions Presetting the number of execution scans of a device

## DUTY Preset execution scans

The DUTY instruction turns the devices specified by d (A series = M9020 through M9024, Q series and System Q = SM420 through SM424 and SM430 through SM434) ON for the number of program scans specified by n 1 and OFF for the number of program scans specified by n 2 . The according special relay serves as input condition for following operations.

${ }^{1}$ Number of program scans with execution
${ }^{2}$ Number of program scans without execution

Programs being executed once per program scan apply the relays SM420 through SM424 (Q series and System Q).
Low-speed execution programs apply the relays SM430 through SM434 (Q series and System Q).

At the beginning of the execution (initializing) the relays (A series = M9020 through M9024, Q series/System Q = SM420 through SM424 and SM430 through SM434) are reset.

If the value in $\mathrm{n} 1=0$, the relays remain reset.
If the value in $\mathrm{n} 2=0$ and the value in n 1 is greater than 0 , the relays will be and remain set.
The values in $\mathrm{n} 1, \mathrm{n} 2$, and d are set when the DUTY instruction is invoked. The scan pulse (relay) is set ON or OFF when the END instruction is reached.

## Operation

 ErrorsIn the following cases an operation error occurs and the error flag is set:

- The device specified by d is no relevant relay of the A or Q series (error code 4101).
- The values in n 1 and n 2 are less than 0 (error code 4100 ).


## Program <br> Example

DUTY (Q series and System Q)
With leading edge from X 0 , the following program sets the special relay for one program scan and resets it for 3 program scans. This operations are repeated as long as the program is executed (see NOTE below).

${ }^{1}$ One program scan with execution
${ }^{2}$ Three program scans without execution

NOTE After the execution condition is reset (XO = OFF) the output of scan pulse of the DUTY instruction and the cyclic setting / resetting of the specified relay are proceeded. In order to stop the continued output of scan pulses the following program part has to be inserted.


### 7.18.4 ZRRDB, ZRRDBP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

Devices MELSEC Q


GX IEC Developer


GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $n$ | Serial byte number for file register to be read. | BIN 32-bit |
| $d$ | Number of device storing the read byte. | BIN 16-bit |

## Functions Direct read of one byte from a file register

ZRRDB Read one byte
The ZRRDB instruction reads one byte specified by $n$ via the serial byte number from a file register. The byte number does not specify a block address. The byte is stored in the lower byte of the device specified by $d$. The upper byte in the device specified by $d$ stores the value " 00 H ".

${ }^{1}$ Serial byte number
${ }^{2}$ File register area for block 0
${ }^{3}$ File register area for block 1
${ }^{4}$ File register area for block 2
${ }^{5}$ Read byte

The assignment of file register numbers to the according serial byte numbers is shown below:


[^89]If the byte number 23560 is specified, the lower byte of the file register ZR11780 is read.

${ }^{1}$ Address
${ }^{2}$ Storage

If the byte number 43257 is specified, the lower byte of the file register ZR21628 is read.

${ }^{1}$ Address
${ }^{2}$ Storage

Operation In the following cases an operation error occurs and the error flag is set:

- The number of device (serial byte address) exceeds the relevant storage device range (error code 4101).


## Program <br> Example

ZRRDBP
With leading edge from X0, the following program reads the lower byte of file registers R16000 (byte number 32000) and the upper byte of the file register R16003 (byte number 32007). The bytes are stored in D100 and D101.


[^90]
### 7.18.5 ZRWRB, ZRWRBP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

Devices MELSEC Q


GX IEC Developer


GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $n$ | Serial byte number in file register to be written to. | BIN 32-bit |
| $s$ | Device storing data to be written. | BIN 16-bit |

## Functions Direct write of one byte to a file register

## ZRWRB Write one byte

The ZRRDB instruction writes the contents of the lower byte in the device specified by s to the file register specified by n via serial byte number. The byte number in s does not specify a block address. The upper byte of the device in $s$ is ignored.

${ }^{1}$ Serial byte number
${ }^{2}$ Address
${ }^{3}$ File register area for block 0
${ }^{4}$ File register area for block 1
${ }^{5}$ File register area for block 2
${ }^{6}$ Write data
${ }^{7}$ This byte is ignored
${ }^{8}$ Byte to be written

The assignment of file register numbers to the according serial byte numbers is shown below:


[^91]If the byte number 22340 is specified, the lower byte of the device specified by $s$ is written to the lower byte of the file register ZR11170.

${ }^{1}$ Address
${ }^{2}$ Write byte
${ }^{3}$ This byte is ignored

If the byte number 43257 is specified, the lower byte of the device specified by $s$ is written to the upper byte of the file register ZR21628.


[^92]Operation In the following cases an operation error occurs and the error flag is set:

## Errors

- The number of device (serial byte number) specified by n exceeds the relevant storage device range (error code 4101).


## Program <br> Example

## ZRWRBP

With leading edge from $\mathrm{X0} 0$, the following program writes the contents of the lower bytes of the registers D100 and D101 to the lower byte of the file register R16000 (byte number 32000) and to the upper byte of the file register R16003 (byte number 32007).


[^93]
### 7.18.6 ADRESET, ADRSETP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

Devices MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | Error | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10 Direct J $\square$ |  | Special <br> Function Module U $\square$ G $\square$ | Index Register Zn | $\begin{aligned} & \text { Constant } \\ & \text { K, H (16\#) } \end{aligned}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s | - | - | - | - | - | - | - | - | - |  |  |
| d | - | $\bullet$ | $\bullet$ | - | - | - | - | - | - | SMO | 3 |

NOTE
The instructions ADRSET and ADRSETP are not supported by the GX IEC Developer.

GX
Developer


## Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | Number of device for indirect address read | Device name |
| d | Number of device that will store the indirect address of the device designated by s | BIN 32-bit |

## Functions

## Indirect address read operations

## ADRSET Stores the indirect adress

Stores the indirect adress of the device designated by $s$ at $d$ and $d+1$. The adress stored at the device designated by $d$ is used when reading of an indirect device adress is performed by the sequence program. A bit device designation cannot be made at $s$.


Operation In the following cases an operation error occurs and the error flag is set:

## Errors

- A device for which designation is not allowed has been designated (error code 4101).


### 7.18.7 KEY

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\boldsymbol{\bullet}^{1}$ | $\boldsymbol{\bullet}^{1}$ | $\bullet$ | $\boldsymbol{\bullet}^{2}$ |

${ }^{1}$ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.
${ }^{2}$ Not available for Q00JCPU, Q00CPU and Q01CPU

## Devices MELSEC Q


${ }^{1} \mathrm{X}$ only
GX IEC Developer


GX
Developer


Variables

| Set Data | Meaning | Data Type |  |
| :--- | :--- | :--- | :--- |
|  |  | MELSEC | IEC |
| s | First number of devices (X), receiving numerical key input. | Bit | Array [1..9] of <br> BOOL |
| n | Number of digits to be input. | BIN 16-bit | ANY16 |
| d1 | First number of device storing numerical key input. | BIN 16-bit | Array [1..3] of <br> ANY16 |
| d2 | Number of bit device to be set after completion of key input. | Bit | BOOL |

## Functions Numerical key input

## KEY Input instruction

The KEY instruction supports the key input of the ASCII characters $0(30 \mathrm{H})$ through $9(39 \mathrm{H})$ and $A(41 H)$ through $F(46 \mathrm{H})$ at the inputs specified by s+0 (array_s[0]) through s+7 (array_s[7]). The values entered at the inputs are encoded in hexadecimal format and stored in the devices specified by (d1)+0 (array_d1[0]) through (d1)+2 (array_d1[2]). The number of characters to be input is specified by $n$.

${ }^{1}$ Number of values to be entered
${ }^{2}$ Input module
${ }^{3}$ Number of entered values
${ }^{4} 8$ th entered character
${ }^{5} 5$ th entered character
${ }^{6} 4$ th entered character
${ }^{7}$ 1st entered character
${ }^{8}$ Strobe signal

In the following diagram $n$ is specified 5 and the values $1(31 \mathrm{H})$ through $5(35 \mathrm{H})$ are entered at the inputs X10 through X18 of the input module.


[^94]The ASCII characters entered at the inputs (X) specified in s+0 (array_s[0]) through s+7 (array_s[7]) are encoded in 8-bit binary format as illustrated below:

${ }^{1}$ Input module

After the input of an ASCII character at s+0 (array_s[0]) through s+7 (array_s[7]) the strobe signal (s+8, array_s[8]) is set, to link the input data internally. The time period the strobe signal remains set or reset must exceed one program scan time to ensure accurate linking of input data.


[^95]The KEY instruction can only be executed with the execution condition set. The execution condition must remain set until the input of the number of characters specified by n is completed.

The number of entered values is stored in (d1)+0 (array_d[0]). The entered ASCII characters are actually stored in the devices specified in (d1)+1 (array_d[1]) and (d1)+2 (array_d[2]) and (d1)+2 (array_d[2]) as hexadecimal binary values; i.e. there are 4 bits per character supplied. The hexadecimal binary values of the characters 0 H through Fh range from "0000" through "1111".

${ }^{1}$ Execution condition for the KEY instruction
${ }^{2}$ Strobe signal (s+8, array_s[8])
${ }^{3}$ ASCII input data (s+0 through s+7, array_s[0] through array_s[7])

The number of characters to be entered specified by n must range within 1 and 8 .
If the specified number of characters or the character code " 00 H " are entered, the linking of the input data is completed and the device specified by d2 is set. The following diagrams illustrate these operations. For n 5 is specified.

In the following diagram the input is completed after 5 characters. In the next but one diagram the input is completed after the character code " 00 H ".

${ }^{1}$ Execution condition for the KEY instruction
${ }^{2}$ Strobe signal (s+8, array_s[8])
${ }^{3}$ ASCII input data ( $s+0$ through $s+7$, array_s[0] through array_s[7])
${ }^{4}$ Input of characters completed (the device specified by d2 is set)

${ }^{1}$ Execution condition for the KEY instruction
${ }^{2}$ Strobe signal (s+8, array_s[8])
${ }^{3}$ ASCII input data (s+0 through s+7, array_s[0] through array_s[7])
${ }^{4}$ Input of characters completed (the device specified by d2 is set)

Prior to a new input of characters the contents of the devices specified in (d1)+0 (array_d1[0]) through (d1)+2 (array_d[2]) have to be cleared and the device specified by d2 has to be reset; otherwise a new input of characters is not possible.

Operation
In the following cases an operation error occurs and the error flag is set:

## Errors

- The device specified by $s$ is not an input ( $X$ ) (error code 4100).
- The number of characters specified by $n$ does not range within 1 and 8 .


## Program Example

The following program enables key input of up to 5 numerical values via the inputs X20 (var_X20[0]) through X27 (var_X20[7]). The values are stored in the registers D1 (var_D0[1]) and D2 (var_D0[2]) binary coded in hexadecimal format. The number of values already entered is stored in D0 (var_D0[0]). Prior to the execution of the KEY instruction the registers D0 (var_D0[0]) through D2 (var_D0[2]) are cleared and the number of input values (5) is stored. After execution of the KEY instruction the relay M10 (input completed) is reset. The strobe signal is supplied at the inputs X28 (var_X20[8]).


[^96]
### 7.18.8 ZPUSH, ZPUSHP, ZPOP, ZPOPP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

Devices MELSEC Q


GX IEC Developer


GX
Developer $\square$

Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $d$ | First number of device storing index register contents. | BIN 16-bit |

## Functions Batch save and batch recovery of index register contents

## ZPUSH Batch save of index register contents

The ZPUSH instruction saves the contents of the index registers Z0 through Z15 in the devices specified from d on.
These data can be recovered via the ZPOP instruction. The instruction can be applied to different nestings that are included in ZPUSH / ZPOP loop.
On execution of the instructions in different nestings each execution of the ZPUSH instruction requires an area of 18 registers with 16 bits in the devices specified from d on. Therefore, for the execution of the ZPUSH instruction the according amount of storage area has to be available.
The following diagram illustrates the organization of the storage area from d on:

| $\begin{aligned} & \mathrm{d}+0 \\ & \mathrm{~d}+1 \\ & \mathrm{~d}+2 \end{aligned}$ | 1 |  |  |
| :---: | :---: | :---: | :---: |
|  | zo | 4 |  |
|  | Z1 |  |  |
|  |  | 3 |  |
| d+16 | Z15 |  |  |
| $\begin{aligned} & \mathrm{d}+17 \\ & d+18 \end{aligned}$ | 2 |  | ${ }^{1}$ Number of saved register contents |
| d +18 $d+19$ | zo | $\stackrel{7}{4}$ | ${ }^{2}$ Two data words (internal system use) |
| d+20 | Z1 |  | ${ }^{3}$ First nesting level (18 data words max.) |
|  |  |  | ${ }^{4}$ Second nesting level |

## ZPOP Batch recovery of index register contents

The ZPOP instruction recovers index register contents saved via the ZPUSH instruction. The contents of the storage area specified from d on are read and re-written to the according index registers.

## Operation In the following cases an operation error occurs and the error flag is set: <br> Errors <br> - The storage area specified from $d$ on exceeds the relevant storage device range (error code 4101).

- The content of the device specified in $\mathrm{d}+0$ is 0 (number of saved registers) (error code 4100).

```
Program ZPUSH/ZPOP
Example
If X 20 is set, the following program saves the contents of the index registers in the storage area from register DO on. Then the sub-routine at the jump destination label_0 is called that uses the index registers.
```



### 7.18.9 EROMWR, EROMWRP

## CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ |  |

Devices MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | Error Flag | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | $\begin{gathered} \text { MELS } \\ \text { Dire } \end{gathered}$ | $\mathrm{ET} / 10$ | Special Function | Index Register | Constant | Other |  |  |
|  | Bit | Word |  | Bit | Word | $\begin{aligned} & \text { Module } \\ & \text { UПG } \end{aligned}$ |  |  | U |  |  |
| s | - | - | - | - | - | - | - | - | - |  |  |
| d1 | - | - | $\bullet$ | - | - | - | - | - | - |  |  |
| n | $\bullet$ | - | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - | - | SMO | 6 |
| d2 | - | - | - | - | - | - | - | - | - |  |  |

GX IEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC | EROMUKR | $s$ $d 1$ $n$ $n$ $d 2$ |  | EROMOR_M s.n.d1.d2 |

GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | First number of device storing data to be written. | BIN 16-bit |
| d 1 | First number of EEPROM file register to be written to. |  |
| n | Number of data words to be written. |  |
| d 2 | Device to be set after operation is completed. |  |

## Functions Batch write of data to an EEPROM file register EROMWR Write instruction

The EROMWR instruction writes the number specified by n of data words stored in the device specified by $s$ to an EEPROM file register specified by d1.

After completion of the write operation the device specified by d 2 is set and after one program scan reset again automatically.

The EROMWR instruction is executed until END processing. Before END processing 64 data words can be written each program scan. The number of program scans results from the rounded up quotient of the number of data words specified by $n$ divided by 64 . The processing time can be calculated on the basis of a scan time of approx. 10 ms .

The data specified by s must not be refreshed during the write operation, otherwise data can be lost.

Operation In the following cases an operation error occurs and the error flag is set:

- The storage area for the number of data words specified by $n$ exceeds the relevant storage device range specified by s and d1 (error code 4101).
- The file register specified by d1 does not exist or is not an EEPROM file register (error code 4101).


## 8 Data Link Instructions

### 8.1 Fundamentals

A QnA(S) CPU can be used within the network systems MELSECNET(II)/B/10. A CPU of the System Q supports the network systems MELSECNET/10 and MELSECNET/H.

NOTE The terms MELSECNET/10 and MELSECNET/H used here refer to the network systems MELSECNET/10 and MELSECNET/H.

The term MELSECNET used here refers to the network systems MELSECNET(I), MELSECNET(II), and MELSECNET/B.

Via the data link instructions the CPU is able to exchange data with other stations connected to the MELSECNET and MELSECNET/10.

### 8.2 Categories of instructions

The data link instructions are subdivided into the following four categories:

1. Data refresh instructions

These instructions refresh data in the designated network modules.
2. Dedicated data link instructions

These data link instructions are applied in combination with a QnA CPU or System Q CPU. For the data communication multiple channels of the network module are used.
3. A series compatible link instructions

These instructions are identical to the dedicated ACPU instructions.
4. Read/Write routing information

These instructions read and write routing parameters from and to relay and routing stations.

For the MELSECNET and MELSECNET/10 systems only specific data link instructions can be applied. Which instructions can be applied within MELSECNET/10 furthermore depends on whether the object station is a System Q CPU, an A CPU, an QnA CPU, or a remote I/O station.

The following table gives an overview of the data link instructions:

| Category | Meaning |
| :--- | :--- |
| Network refresh instructions | Instructions for data refresh operations in network modules. |
| Dedicated data link instructions | Read and write CPU data from and to object stations in object <br> networks. <br> Send data to network modules in object stations in object <br> networks. <br> Read CPU data sent via SEND instruction. <br> Data requests to different stations (write/read operations with <br> clock data, RUN/STOP operations). <br> Read and write data from and to special function modules in <br> remote I/O stations. |
| A series compatible data link instructions | Read and write CPU data from and to object stations in different <br> networks. <br> Read and write CPU data from and to local stations (at master <br> stations only). <br> Read and write data from and to special function modules in <br> remote I/O stations. |
| Read/Write routing information | Read and write routing parameters (network number and station <br> number of relay station, station number of routing station). |

### 8.3 Data read/write ranges

### 8.3.1 MELSECNET/10

With MELSECNET/10 a host station performs read/write operations with stations within one network or via respective addressing (routing parameters) with stations in other networks.

## Read/write operations with stations within one network

The network number of the object station and that of the network module the host station is connected to must be the same. This function reads and writes data from and to any station within one network.


## Read/write operations with stations within different networks

The network number of the object station and that of the network module the host station is connected to must be different. One station in the network of the host station serves as relay station forwarding the read/write operations to the object station in another network.


[^97]
### 8.3.2 MELSECNET

With MELSECNET(I/II/B) a master station performs read/write operations with local stations and remote I/O stations.

${ }^{1}$ Master station
${ }^{2}$ Read/write operation
${ }^{3}$ Local station
${ }^{4}$ Remote I/O station
${ }^{5}$ Read/write operation with special function modules

### 8.4 Dedicated data link instructions

In the following, several considerations for the use of the dedicated data link instructions for Q series CPUs and System Q CPUs are described.

### 8.4.1 Simultaneous execution

Network modules for the MELSECNET/10 system provide 8 areas for communication used by data link instructions. These network modules do not support the simultaneous execution of multiple data link instructions within one communication area. If within one communication area of the CPU more than one data link instruction is to be excuted, a successive execution of the individual instructions must be ensured via the completion devices set after each completed read/write instruction.

### 8.4.2 Transmission completion

Applying the dedicated data link instructions for the $Q$ series and System $Q$ it can be specified whether the completed transmission of data is confirmed or not.

## Confirmation of transmission completion

The following figure shows the mode in which the completed execution or data transmission is confirmed when the data was written to the designated channel of the designated object station (for read operations only this mode can be selected).


## No confirmation of transmission completion

The following figures show the mode in which the completed execution or data transmission is not confirmed.

Within one network:
The execution or data transfer is completed when the host station has sent all data.


Among different networks:
The execution or data transmission is completed when the sent data has arrived at a relay station in the network of the host.


NOTE In order to improve the data integrity, it is recommended to select the mode with the confirmed transmission completion.

If the mode without confirmation of the transmission completion is specified, the transmission is completed after the data has been sent, regardless of occuring errors during transmission. Furthermore, the object station returns a "reception buffer full" error in case several stations execute data link instructions at the same time, even if the data was transmitted correctly. Nevertheless, the transmitting station completes the operation in this case.

### 8.5 Data refresh instructions

The following instructions refresh data in network modules. The following table gives an overview of the instructions:

| Function | MELSEC Instruction in MELSEC Editor | MELSEC Instruction in IEC Editor | Designated Station in MELSECNET/10 |  |  | MELSECNET |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | QnA CPU System 0 | ACPU | Remote I/O Station |  |
| Data refresh instructions | ZCOM | ZCOM_J_M | - | - | - | - |
|  |  | ZCOM_JP_M |  |  |  |  |
|  |  | ZCOM_U_M |  |  |  |  |
|  |  | ZCOM_UP_M |  |  |  |  |

### 8.5.1 ZCOM

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

Devices
MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | Error Flag | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | File Register | MELSECNET/10 Direct |  | Special <br> Function Module U $\square \mathbf{G} \square$ | IndexRegisterZn | Constant K, H (16\#) | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
|  | - | - | - | - | - | - | - | - | - | SM0 | 6 |

GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC | $\begin{aligned} & \mathrm{J} . \mathrm{ZCOM} \\ & \text { G. } \mathrm{ZCOM} \end{aligned}$ |  | $\begin{aligned} & \text { ZCOM_J_M } \\ &= \mathrm{Jn}^{\pi} \\ &= \end{aligned}$ | $\begin{array}{ll} \text { ZCOM_J_M } & \mathrm{Jn} \\ \text { ZCOM_U_M } & \mathrm{Un} \end{array}$ |
|  |  |  | $\begin{aligned} & \text { ZCOM_U_M } \\ &=\mathrm{ENO}^{\pi} \\ &= \mathrm{Un}^{\pi} \end{aligned}$ |  |

GX
Developer (QnA-CPU)


GX
Developer
(System Q
CPU)


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| Jn | Network number for host station. | BIN 16-bit |
| Un | Head I/O number of host station network. |  |

## Functions

## Network data refresh

## ZCOM Data refresh in network modules

On execution of the ZCOM instruction the CPU suspends processing the sequence program and refreshes the data in the network modules specified by Jn and Un.

${ }^{1}$ Execution of the ZCOM instruction
${ }^{2}$ Data refresh

In cases where the scan time of the sequence program of the host station exceeds the scan time of the other stations, the ZCOM instruction ensures that the data from the other station is incorporated properly.

The following figure shows an example for data communication without applying the ZCOM instruction:

${ }^{1}$ Program of the control station
${ }^{2}$ Program scan of the linked station
${ }^{3}$ Program of the normal station

The following figure shows an example for data communication applying the ZCOM instruction:


In cases where the scan time of the object station exceeds the scan time of the sequence program, the ZCOM instruction does not improve data communication.

${ }^{1}$ Sequence program
${ }^{2}$ Scan time of the object station

The ZCOM instruction may be executed any times within a sequence program. However, note that each execution increases the scan time of the sequence program by the execution time of the data refresh.

The ZCOM instruction cannot be applied with the following operations:

- Communication between the CPU and peripheral units.
- Monitoring other stations.
- Reading the buffer memory of other special function modules via a computer link module.

NOTE With a $Q$ series or System $Q$ CPU, designating "Un" in the argument enables the access not only to network modules but also to intelligent function modules. In this case, the automatic refresh is performed for the buffer memory of the intelligent function module. (replaces the FROM/TO instructions).

## Operation Errors

In the following cases an operation error occurs and the error flag is set:

- The specified network number is not connected to the host station (error code 4102).
- The module for the specified I/O number is not a network unit or link unit (error code 2111).

NOTE For exclusive common data processing apply the COM instruction.
Note that non-consistent data might occur, i.e., a device might change during a program scan.

Program J.ZCOM
Example 1 While X 0 is set, the following program refreshes data in the network module with the network number 6 .

| MELSEC Instruction List | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC | LD |  |

Program
Example 2
G.ZCOM

While XO is set, the following program refreshes data in the network module at the I/O numbers X/Y30 through X/Y4F.


### 8.6 Dedicated data link instructions for the QnA series

These instructions support the data communication among stations with QCPUs as well as between QnA CPUs and remote I/O stations within MELSECNET/10. The following table gives an overview of these instructions:

| Function | MELSEC Instruction in MELSEC Editor | MELSEC Instruction in IEC Editor | Designated Station in MELSECNET/10 |  |  | MELSECNET |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | QnA CPU | ACPU | Remote I/O Station |  |
| Read <br> QnA CPU data from object stations in object networks | READ | READ_M | $\bigcirc$ | - | - | - |
|  |  | READP_M |  |  |  |  |
|  |  | READ_JP_M |  |  |  |  |
|  |  | READ_UP_M |  |  |  |  |
|  | SREAD | SREAD_JP_M | $\bigcirc$ | - | - | - |
|  |  | SREAD_UP_M |  |  |  |  |
| Write <br> QnA CPU data to object stations in object networks | WRITE | WRITE_JP_M | - | - | - | - |
|  |  | WRITE_UP_M |  |  |  |  |
|  | SWRITE | SWRITE_M | $\bigcirc$ | - | - | - |
|  |  | SWRITE_JP_M |  |  |  |  |
|  |  | SWRITE_UP_M |  |  |  |  |
| Send data to network modules in object stations in object networks | SEND | SEND_M | $\bigcirc$ | - | - | - |
|  |  | SEND_4_M |  |  |  |  |
|  |  | SEND_4_P_M |  |  |  |  |
|  |  | SEND_JP_M |  |  |  |  |
|  |  | SEND_UP_M |  |  |  |  |
| Read QnA CPU data sent via SEND instruction | RECV | RECV_M | $\bigcirc$ | - | - | - |
|  |  | RECVP_M |  |  |  |  |
|  |  | RECV_JP_M |  |  |  |  |
|  |  | RECV_UP_M |  |  |  |  |
| Data request from other stations (write/read operations with clock data, remote RUN/STOP) | REQ | REQ_M | - | - | - | - |
|  |  | REQP_M |  |  |  |  |
|  |  | REQ_JP_M |  |  |  |  |
|  |  | REQ_UP_M |  |  |  |  |
| Read data from special function modules in remote I/O stations | ZNFR | ZNFR_JP_M | - | - | $\bigcirc$ | - |
|  |  | ZNFR_UP_M |  |  |  |  |
| Write data to special function modules in remote I/O stations. | ZNTO | ZNTO_J_M | - | - | $\bigcirc$ | - |
|  |  | ZNTO_U_M |  |  |  |  |
|  |  | ZNTO_JP_M |  |  |  |  |
|  |  | ZNTO_UP_M |  |  |  |  |

### 8.6.1 READ

## CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ |  |

Devices MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { Error } \\ & \text { Flag } \end{aligned}$ | Numberof steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\underset{\text { Register }}{\text { File }}$ | MELSECNET/10 Direct JCD |  | Special FunctionModule UCIGロ | $\begin{gathered} \text { Index } \\ \text { Register } \\ \text { Zn } \end{gathered}$ | $\begin{aligned} & \text { Constant } \\ & \text { K, H (16\#\#) } \end{aligned}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s1 | - | $\bullet$ | - | - | - | - | - | $\bullet$ | - | SM0 | 11 |
| s2 | - | $\bullet$ | $\bullet$ | - | - | - | - | $\bullet$ | - |  |  |
| d1 | - | $\bullet$ | $\bullet$ | - | - | - | - | - | - |  |  |
| d2 | - | $\bullet$ | $\bullet$ | - | - | - | - | - | - |  |  |

GXIEC Developer


## GX <br> Developer



Variables

| Set Data | Meaning | Data Type |  |
| :---: | :---: | :---: | :---: |
|  |  | MELSEC | IEC |
| Jn | Network number for host station. ${ }^{1}$ | BIN 16-bit | ANY16 |
| Un | Head I/O number for network unit of host station. ${ }^{2}$ |  |  |
| s1 | First device of host station storing control data. | Device number | Array [1..18] of ANY16 |
| s2 | First device of station storing data to be read. |  | ANY16 |
| d1 | First device of host station storing read data. |  |  |
| d2 | Device set ON for 1 scan after completion of instruction. | Bit | BOOL |

NOTE $\quad{ }^{1}$ The network number for the host station must range within 1 and 239. The network with the number 254 is configured via settings for access of other stations to the active station.
$\bullet^{2}$ The head I/O number of the network unit for the host station must range within 0 and FEн. Note, that the compiler expects a hexadecimal number for Un. A decimal number will be converted into a hexadecimal value automatically.
The READ instruction can only be executed, if the object station is a QnA CPU.
With an ACPU in MELSECNET/10 the READ instruction cannot be applied.
Only station numbers for QnA CPUs are valid numbers for the object station.

## Overview of devices for control data

| Device | Meaning | Function | Value Range | Set by |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { (s1)+0 } \\ & \text { Array_s1[1] } \end{aligned}$ | Execution mode | The transmission confirmation is set: (Bit $0(b 0)=1$, fixed) | $\begin{aligned} & \text { 0001H } \\ & 0081 \mathrm{H} \end{aligned}$ | User |
|  | Error completion mode | Storage of clock data setting when error processing is completed: <br> - No storage of clock data, Bit 7 (b7) $=0$ <br> - Storage of clock data, Bit 7 (b7) = 1 (clock data from (s1)+11 (Array_s1[12]) onwards) |  |  |
| $\begin{array}{\|l} (s 1)+1 \\ \text { Array_s1[2] } \end{array}$ | Completion status of instruction execution | Status at completion of instruction is stored: $0=$ no errors (normal completion) $<>0=\text { error code }{ }^{3}$ | - | System |
| $\begin{array}{\|l\|} \hline(s 1)+2 \\ \text { Array_s1[3] } \end{array}$ | Channel used by host station | Host channel designation. | 1 to 8 | User |
| $\begin{array}{\|l\|} \hline(s 1)+3 \\ \text { Array_s1[4] } \end{array}$ | Dummy | Not used | 0 | - |
| $\begin{array}{\|l\|} \hline(s 1)+4 \\ \text { Array_s1[5] } \end{array}$ | Network number of object station | Sets network number for station to be read from. | $\begin{aligned} & 1 \text { to } 239 \\ & 254 \ominus^{4} \end{aligned}$ | User |
| $\begin{array}{\|l\|} \hline(\mathrm{s} 1)+5 \\ \text { Array_s1[6] } \end{array}$ | Number of object station | Sets station number for object station. | 1 to 64 | User |
| $\begin{array}{\|l\|} \hline(\mathrm{s} 1)+6 \\ \text { Array_s1[7] } \end{array}$ | Dummy | Not used | - | - |
| $\begin{aligned} & (\mathrm{s} 1)+7 \\ & \text { Array_s1[8] } \end{aligned}$ | Number of transmission retries | Sets the number of retries to gain a completion of the READ instruction within the WDT time setting stored in (s1)+8 (Array_s1[9]). | 1 to 15 | User |
|  | Number of executed transmission retries | Stores the number of executed transmission retries. |  | System |
| $\begin{array}{\|l} (s 1)+8 \\ \text { Array_s1[9] } \end{array}$ | Transmission time setting of WDT | Sets the monitoring time for READ operations in seconds. <br> If the operation is not completed within the set time, the transmission is repeated for the number of times set in (s1)+7 (Array_s1[8]). | $\begin{gathered} 1 \text { to } 32767 \\ 0=10 \mathrm{~s} \\ \text { (fixed) } \end{gathered}$ | User |
| $\begin{aligned} & \hline(\mathrm{s} 1)+9 \\ & \text { Array_s1[10] } \end{aligned}$ | Receive data length | Sets the number of data blocks to be read. | 1 to 480 | User |
| $\begin{aligned} & \hline(s 1)+10 \\ & \text { Array_s1[11] } \end{aligned}$ | Dummy | Not used | - | - |
| $\begin{aligned} & (\mathrm{s} 1)+11 \\ & \text { Array_s1[12] } \end{aligned}$ | Clock set flag (set on error only) | Stores clock data enable/disable status set in (s1)+0 (Array_s1[1]): <br> - Clock data storage disabled $=0$ <br> - Clock data storage enabled = 1 | - | System |
| $\begin{aligned} & \hline(s 1)+12 \\ & \text { Array_s1[13] } \end{aligned}$ | Clock data (set on error only) | $\begin{aligned} & \text { Upper byte }=\text { Year (0 to 99) } \\ & \text { Lower byte }=\text { Month ( } 1 \text { to } 12 \text { ) } \end{aligned}$ | - | System |
| $\begin{aligned} & \hline(s 1)+13 \\ & \text { Array_s1[14] } \end{aligned}$ |  | $\begin{aligned} & \text { Upper byte = Day (1 to 31) } \\ & \text { Lower byte }=\text { Hour (0 to 23) } \end{aligned}$ |  |  |
| $\begin{array}{\|l\|} \hline(\mathrm{s} 1)+14 \\ \text { Array_s1[15] } \end{array}$ |  | $\begin{aligned} & \text { Upper byte }=\text { Minute }(0 \text { to } 59) \\ & \text { Lower byte }=\text { Second ( } 0 \text { to } 59 \text { ) } \end{aligned}$ |  |  |
| $\begin{aligned} & (\mathrm{s} 1)+15 \\ & \text { Array_s1[16] } \end{aligned}$ |  | $\begin{aligned} & \text { Upper byte }=00 \mathrm{H} \\ & \text { Lower byte }=\text { Day of week }(0 \text { to } 6) \\ & (\text { Sunday }=0, \text { Saturday }=6) \end{aligned}$ |  |  |
| $\begin{array}{\|l} (\mathrm{s} 1)+16 \\ \text { Array_s1[17] } \end{array}$ | Number of network where error occurred | Stores the network number of the station in which the error occurred. The network number ranges between 1 and 239. | - | System |
| $\begin{aligned} & (\mathrm{s} 1)+17 \\ & \text { Array_s1[18] } \end{aligned}$ | Number of station where error occurred | Stores the number of the station in which the error occurred. The number is not stored if the completion status of the instruction execution is "Channel in Use". <br> The station number ranges between 1 and 64 . | - | System |

${ }^{3}$ Refer to the MELSECNET/10 manual for QnA network systems for further details.
${ }^{4}$ The network number 254 is designated if set by Jn.

## Functions Reading word device data from another station

## READ Read instructions

The READ instruction reads the data stored from s2 onwards from a station connected to the MELSECNET/10. The station and network number are specified in the control data. The data read from the station are stored from d1 onwards in the host station.

After the completion of the read operation the device d2 in the object station is set.

${ }^{1}$ Host station
${ }^{2}$ Object station
${ }^{3}$ Network module
${ }^{4}$ Channel 1
${ }^{5}$ Channel $n$
${ }^{6}$ Channel 8

Through a relay station and set routing parameters also stations in different networks can be accessed.

Data link instructions cannot be executed in more than one location with common access to the same channel. At simultaneous execution of the instruction from two or more locations a handshake between the two active stations prevents from execution of further data link instructions.

The execution status and the completion status (normal, not normal) of the READ instruction can be checked via

- the communications directive flag ( $\boldsymbol{\bullet}^{5}$ ) of the used channel,
- the host station completion device (d2) being set after completion of the operation,
- the status display of the operation completion (completion of an errorfree or faulty transmission) ((d2)+1)
as follows:


## Communications directive flag

This flag is set during the execution of the READ instruction. The flag is reset with the execution of the END instruction during the program scan the read operation was completed in.
Host station completion device
This device is set with the execution of the END instruction within the program scan the read operation was completed in. The device is reset with the next END processing.

Status display of the operation completion
This device is set depending on the completion result of the read instruction.
Remains reset for a normal (errorfree) transmission.
For the completion of a faulty transmission this device is set with the END instruction within the program scan the READ instruction was completed in. The device is reset with the next END processing.

## NOTE

${ }^{-5}$ The following table assigns the channel numbers to the according communications channel flags:

| Channel number | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Communications <br> channel flag | SB30 | SB32 | SB34 | SB36 | SB38 | SB3A | SB3C | SB3E |

The following figure shows the operations of the host station during the execution of a READ instruction:

${ }^{1}$ END processing
${ }^{2}$ Execution of the READ instruction
${ }^{3}$ Completion of the operation
${ }^{4}$ Program of the host station
${ }^{5}$ READ instruction
${ }^{6}$ Communications channel flag
${ }^{7}$ Host station completion device set after completion of the operation (d2)
${ }^{8}$ Status display of the operation completion ((d2)+1)
${ }^{9}$ Completion of a faulty transmission
${ }^{10}$ Completion of an errorfree transmission
${ }^{11}$ One scan

Operation

In the following cases an operation error occurs and the error flag is set:

- The control data contents exceed the setting range (error code 4100).
- The network with the number specified in Jn is not connected to the station (error code 4102).
- The module with the I/O address specified in Un is not a network module (error code 2111).


### 8.6.2 SREAD

## CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ |  |

Devices MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | Error Flag | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | $\begin{gathered} \text { MELS } \\ \text { Dire } \end{gathered}$ | ET/10 | Special Function | Index Register | Constant | Other |  |  |
|  | Bit | Word |  | Bit | Word | $\begin{aligned} & \text { Module } \\ & \text { UПG } \end{aligned}$ |  |  |  |  |  |
| s1 | - | $\bullet$ | $\bullet$ | - | - | - | - | $\bullet$ | - |  |  |
| s2 | - | - | - | - | - | - | - | $\bullet$ | - |  |  |
| d1 | - | - | - | - | - | - | - | - | - | SM0 | 13 |
| d2 | $\bullet$ | $\bullet$ | $\bullet$ | - | - | - | - | - | - |  |  |
| d3 | $\bullet$ | $\bullet$ | $\bullet$ | - | - | - | - | - | - |  |  |

GX IEC Developer


GX
Developer


## Variables

| Set Data | Meaning | Data Type |  |
| :---: | :---: | :---: | :---: |
|  |  | MELSEC | IEC |
| Jn | Network number for host station. ${ }^{1}$ | BIN 16-bit | ANY16 |
| Un | Head I/O number for network unit of host station. ${ }^{2}$ |  |  |
| s1 | First device of host station storing control data. | Device number | Array [1..18] of ANY16 |
| s2 | First device of station storing data to be read. |  | ANY16 |
| d1 | First device of host station storing read data. |  |  |
| d2 | Device of host station set ON for 1 scan after completion of instruction. | Bit | BOOL |
| d3 | Device of object station set ON for 1 scan after completion of instruction. |  |  |

## NOTE

- The network number for the host station must range within 1 and 239. The network with the number 254 is configured via settings for access of other stations to the active station.
$\bullet^{2}$ The head I/O number of the network unit for the host station must range within 0 and FEн. Note, that the compiler expects a hexadecimal number for Un. A decimal number will be converted into a hexadecimal value automatically.

The SREAD instruction can only be executed, if the object station is a QnA CPU.
With an ACPU in MELSECNET/10 the SREAD instruction cannot be applied.
Only station numbers for QnA CPUs are valid numbers for the object station.

## Overview of devices for control data

| Device | Meaning | Function | Value Range | Set by |
| :---: | :---: | :---: | :---: | :---: |
| $\left\lvert\, \begin{aligned} & \text { (s1)+0 } \\ & \text { Array_s1[1] } \end{aligned}\right.$ | Execution mode | The transmission confirmation is set: (Bit 0 (b0) = 1, fixed) |  |  |
|  | Error completion mode | Storage of clock data setting when error processing is completed: <br> - No storage of clock data, Bit 7 (b7) $=0$ <br> - Storage of clock data, Bit 7 (b7) = 1 <br> (clock data from (s1)+11 (Array_s1[12]) onwards) | $\begin{aligned} & \text { 0001H } \\ & 0081 \mathrm{H} \end{aligned}$ | User |
| $\begin{array}{\|l} (\mathrm{s} 1)+1 \\ \text { Array_s1[2] } \end{array}$ | Completion status of instruction execution | Status at completion of instruction is stored: $0=$ no errors (normal completion) $<>0=\text { error code } \bigcirc^{3}$ | - | System |
| $\begin{array}{\|l\|} \hline(\mathrm{s} 1)+2 \\ \text { Array_s1[3] } \end{array}$ | Channel used by host station | Host channel designation. | 1 to 8 | User |
| $\begin{array}{\|l\|} \hline(\mathrm{s} 1)+3 \\ \text { Array_s1[4] } \end{array}$ | Dummy | Not used | 0 | - |
| $\begin{array}{\|l\|} \hline(\mathrm{s} 1)+4 \\ \text { Array_s1[5] } \end{array}$ | Network number of object station | Sets network number for station to be read from. | $\begin{aligned} & 1 \text { to } 239 \\ & 254{ }^{4} \end{aligned}$ | User |
| $\begin{array}{\|l\|} \hline(\mathrm{s} 1)+5 \\ \text { Array_s1[6] } \end{array}$ | Number of object station | Sets station number for object station. | 1 to 64 | User |
| $\begin{array}{\|l\|} \hline(\mathrm{s} 1)+6 \\ \text { Array_s1[7] } \end{array}$ | Dummy | Not used | - | - |
| $\begin{array}{\|l} (\mathrm{s} 1)+7 \\ \text { Array_s1[8] } \end{array}$ | Number of transmission retries | Sets the number of retries to gain a completion of the READ instruction within the WDT time setting stored in (s1)+8 (Array_s1[9]). | 1 to 15 | User |
|  | Number of executed transmission retries | Stores the number of executed transmission retries. |  | System |
| $\begin{array}{\|l} (\mathrm{s} 1)+8 \\ \text { Array_s1[9] } \end{array}$ | Transmission time setting of WDT | Sets the monitoring time for READ operations in seconds. <br> If the operation is not completed within the set time, the transmission is repeated for the number of times set in (s1)+7 (Array_s1[8]). | $\begin{gathered} 1 \text { to } 32767 \\ 0=10 \mathrm{~s} \\ \text { (fixed) } \end{gathered}$ | User |
| $\begin{array}{\|l\|} \hline(\mathrm{s} 1)+9 \\ \text { Array_s1[10] } \end{array}$ | Receive data length | Sets the number of data blocks to be read. | 1 to 480 | User |
| $\begin{array}{\|l\|} \hline(s 1)+10 \\ \text { Array_s1[11] } \end{array}$ | Dummy | Not used | - | - |
| $\begin{array}{\|l} (\mathrm{s} 1)+11 \\ \text { Array_s1[12] } \end{array}$ | Clock set flag (set on error only) | Stores clock data enable/disable status set in (s1)+0 (Array_s1[1]): <br> - Clock data storage disabled $=0$ <br> - Clock data storage enabled = 1 | - | System |
| $\begin{array}{\|l\|} \hline(s 1)+12 \\ \text { Array_s1[13] } \end{array}$ | Clock data (set on error only) | $\begin{aligned} & \text { Upper byte }=\text { Year (0 to 99) } \\ & \text { Lower byte }=\text { Month ( } 1 \text { to } 12 \text { ) } \end{aligned}$ | - | System |
| $\begin{array}{\|l\|} \hline(s 1)+13 \\ \text { Array_s1[14] } \end{array}$ |  | $\begin{aligned} & \text { Upper byte = Day (1 to 31) } \\ & \text { Lower byte = Hour (0 to } 23) \end{aligned}$ |  |  |
| $\begin{array}{\|l\|} \hline(\mathrm{s} 1)+14 \\ \text { Array_s1[15] } \end{array}$ |  | $\begin{aligned} & \text { Upper byte }=\text { Minute }(0 \text { to } 59) \\ & \text { Lower byte }=\text { Second }(0 \text { to } 59) \end{aligned}$ |  |  |
| $\begin{aligned} & (\mathrm{s} 1)+15 \\ & \text { Array_s1[16] } \end{aligned}$ |  | $\begin{array}{\|l} \hline \text { Upper byte }=00 \mathrm{H} \\ \text { Lower byte }=\text { Day of week }(0 \text { to } 6) \\ \text { (Sunday }=0, \text { Saturday }=6) \\ \hline \end{array}$ |  |  |
| $\left\lvert\, \begin{aligned} & (\mathrm{s} 1)+16 \\ & \text { Array_s1[17] } \end{aligned}\right.$ | Number of network where error occurred | Stores the network number of the station in which the error occurred. The network number ranges between 1 and 239. | - | System |
| $\begin{array}{\|l} (\mathrm{s} 1)+17 \\ \text { Array_s1[18] } \end{array}$ | Number of station where error occurred | Stores the number of the station in which the error occurred. The number is not stored if the completion status of the instruction execution is "Channel in Use". <br> The station number ranges between 1 and 64. | - | System |

$\bullet^{3}$ Refer to the MELSECNET/10 manual for QnA network systems for further details.
${ }^{4}$ The network number 254 is designated if set by Jn.

## Functions Reading word device data from another station

## SREAD Read instructions

The SREAD instruction reads the data stored from s2 onwards from a station connected to the MELSECNET/10. The station and network number are specified in the control data. The data read from the station are stored from d1 onwards in the host station.

After the completion of the read operation the device d2 in the host station and the device d3 in the object station are set.

${ }^{1}$ Host station
${ }^{2}$ Object station
${ }^{3}$ Network module
${ }^{4}$ Channel 1
${ }^{5}$ Channel $n$
${ }^{6}$ Channel 8

Through a relay station and set routing parameters also stations in different networks can be accessed.

Data link instructions cannot be executed in more than one location with common access to the same channel. At simultaneous execution of the instruction from two or more locations a handshake between the two active stations prevents from execution of further data link instructions.

The execution status and the completion status (normal, not normal) of the SREAD instruction can be checked via

- the communications directive flag ( $\boldsymbol{\bullet}^{5}$ ) of the used channel,
- the host station completion device (d2) and the object station completion device (d3) being set after completion of the operation,
- the status display of the operation completion (completion of an errorfree or faulty transmission) ((d2)+1)
as follows:


## Communications directive flag

This flag is set during the execution of the SREAD instruction. The flag is reset with the execution of the END instruction during the program scan the read operation was completed in.
Host station completion device
This device is set with the execution of the END instruction within the program scan the read operation was completed in. The device is reset with the next END processing.

Status display of the operation completion
This device is set depending on the completion result of the read instruction.
Remains reset for a normal (errorfree) transmission.
For the completion of a faulty transmission this device is set with the END instruction within the program scan the SREAD instruction was completed in. The device is reset with the next END processing.
Object station completion device
This device is set with the execution of the END instruction within the program scan the read operation was completed in. The device is reset with the next END processing.

NOTE
$0^{5}$ The following table assigns the channel numbers to the according communications channel flags:

| Channel number | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Communications <br> channel flag | SB30 | SB32 | SB34 | SB36 | SB38 | SB3A | SB3C | SB3E |

The following figure shows the operations of the host station during the execution of an SREAD instruction:

${ }^{1}$ END processing
${ }^{2}$ Execution of the SREAD instruction
${ }^{3}$ Completion of the operation
${ }^{4}$ Program of the host station
${ }^{5}$ SREAD instruction
${ }^{6}$ Communications channel flag
${ }^{7}$ Host station completion device set after completion of the operation (d2)
${ }^{8}$ Status display of the operation completion ((d2)+1)
${ }^{9}$ Completion of a faulty transmission
${ }^{10}$ Completion of an errorfree transmission
${ }^{11}$ One scan

The following figure shows the operations of the object station during the execution of an SREAD instruction:

${ }^{1}$ END processing
${ }^{2}$ Completion of the operation
${ }^{3}$ Program of the object station
${ }^{4}$ Object station completion device set after completion of the operation (d3)
${ }^{5}$ One scan

Operation In the following cases an operation error occurs and the error flag is set:

## Errors

- The control data contents exceed the setting range (error code 4100).
- The network with the number specified in Jn is not connected to the station (error code 4102).
- The module with the I/O address specified in Un is not a network module (error code 2111).


### 8.6.3 WRITE

## CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ |  |

## Devices

 MELSEC Q|  | Usable Devices |  |  |  |  |  |  |  |  | Error Flag | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10 Direct J $\square$ N |  | Special Function Module U $\square$ G $\square$ | IndexRegister$\mathbf{Z n}$ | $\begin{aligned} & \text { Constant } \\ & \mathrm{K}, \mathrm{H}(16 \#) \end{aligned}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s1 | - | $\bullet$ | - | - | - | - | - | - | - | SM0 | 12 |
| s2 | - | - | $\bullet$ | - | - | - | - | - | - |  |  |
| d1 | - | - | $\bullet$ | - | - | - | - | - | - |  |  |
| d2 | - | - | - | - | - | - | - | - | - |  |  |

GX IEC
Developer


## Variables

| Set Data | Meaning | Data Type |  |
| :---: | :---: | :---: | :---: |
|  |  | MELSEC | IEC |
| Jn | Network number for host station. ${ }^{1}$ | BIN 16-bit | ANY16 |
| Un | Head I/O number for network unit of host station. ${ }^{2}$ |  |  |
| s1 | First device of host station storing control data. | Device number | Array [1..18] of ANY16 |
| s2 | First device of station storing data to be written. |  | ANY16 |
| d1 | First device of object station storing written data. |  |  |
| d2 | Device set ON for 1 scan after completion of instruction | Bit | BOOL |

- The network number for the host station must range within 1 and 239. The network with the number 254 is configured via settings for access of other stations to the active station.
$\bullet^{2}$ The head I/O number of the network unit for the host station must range within 0 and FEн. Note, that the compiler expects a hexadecimal number for Un. A decimal number will be converted into a hexadecimal value automatically.
The WRITE instruction can only be executed, if the object station is a QnA CPU.
With an ACPU in MELSECNET/10 the WRITE instruction cannot be applied.
The WRITE instruction can only address the number "FFH" (all stations in the object network) for networks with connected QnA CPUs exclusively. The number "FFH" cannot be designated in networks with mixed QnA and A CPUs.

Overview of devices for control data

| Device | Meaning | Function | Value Range | Set by |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & (\mathrm{s} 1)+0 \\ & \text { Array_s1[1] } \end{aligned}$ | Execution mode | Confirmation of transmission completion = reset bit 0 to 0 <br> No confirmation of transmission completion $=$ set bit 0 to 1 | $\begin{aligned} & 0000 \mathrm{H} \\ & 0001 \mathrm{H} \\ & 0080 \mathrm{H} \\ & 0081 \mathrm{H} \end{aligned}$ | User |
|  | Error completion mode | Storage of clock data setting when error processing is completed: <br> - No storage of clock data, Bit 7 (b7) $=0$ <br> - Storage of clock data, Bit 7 (b7) = 1 (clock data from (s1)+10 (Array_s1[11) onwards) |  |  |
| $\begin{aligned} & (\mathrm{s} 1)+1 \\ & \text { Array_s1[2] } \end{aligned}$ | Completion status of instruction execution | Status at completion of instruction is stored: $0=$ no errors (normal completion) $<>0=\text { error code } 0^{3}$ | - | System |
| $\begin{aligned} & (\mathrm{s} 1)+2 \\ & \text { Array_s1[3] } \end{aligned}$ | Channel used by host station | Host channel designation. | 1 to 8 | User |
| $\begin{aligned} & \text { (s1)+3 } \\ & \text { Array_s1[4] } \end{aligned}$ | Dummy | Not used | 0 | - |
| $\begin{aligned} & (\mathrm{s} 1)+4 \\ & \text { Array_s1[5] } \end{aligned}$ | Network number of object station | Sets network number for object station. | $\begin{aligned} & 1 \text { to } 239 \\ & 254{ }^{4} \end{aligned}$ | User |
| $\begin{aligned} & (\mathrm{s} 1)+5 \\ & \text { Array_s1[6] } \end{aligned}$ | Number of object station | Sets station number for object station. | Station number: 1 to 64 Group designation: 81H to 89H All stations in object network: FFH | User |
| $\begin{aligned} & (\mathrm{s} 1)+6 \\ & \text { Array_s1[7] } \end{aligned}$ | Dummy | Not used | - | - |
| $\begin{aligned} & (\mathrm{s} 1)+7 \\ & \text { Array_s1[8] } \end{aligned}$ | Number of transmission retries | Sets the number of retries to gain a completion of the WRITE instruction within the WDT time setting stored in (s1)+8 (Array_s1[9]). <br> Active only if the execution mode (s1)+0 Array_s1[1] is set (1). | 1 to 15 | User |
|  | Number of executed transmission retries | Stores the number of executed transmission retries. |  | System |
| $\begin{aligned} & (\mathrm{s} 1)+8 \\ & \text { Array_s1[9] } \end{aligned}$ | Transmission time setting of WDT | Sets the monitoring time for WRITE operations in seconds. <br> If the operation is not completed within the set time, the transmission is repeated for the number of times set in (s1)+7 (Array_s1[8]). | 1 to 32767 $0=10 \mathrm{~s}$ <br> (fixed) <br> Active only if the execution mode $(s 1)+0$ <br> Array_s1[1] is set (1). | User |
| $\begin{aligned} & \text { (s1)+9 } \\ & \text { Array_s1[10] } \end{aligned}$ | Send data length | Sets the number of data blocks to be written. | 1 to 480 | User |
| $\begin{aligned} & (\mathrm{s} 1)+10 \\ & \text { Array_s1[11] } \end{aligned}$ | Dummy | Not used | - | - |
| $\begin{aligned} & (\mathrm{s} 1)+11 \\ & \text { Array_s1[12] } \end{aligned}$ | Clock set flag (set on error only) | Stores clock data enable/disable status set in (s1)+0 (Array_s1[1]): <br> - Clock data storage disabled $=0$ <br> - Clock data storage enabled = 1 | - | System |


| Device | Meaning | Function | Value Range | Set by |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{\|l\|} \hline(\mathrm{s} 1)+12 \\ \text { Array_s1[13] } \end{array}$ | Clock data (set on error only) | Upper byte = Year (0 to 99) <br> Lower byte = Month (1 to 12) | - | System |
| $\begin{array}{\|l\|} \hline(\mathrm{s} 1)+13 \\ \text { Array_s1[14] } \end{array}$ |  | Upper byte = Day (1 to 31) <br> Lower byte = Hour (0 to 23) |  |  |
| $\begin{array}{\|l} (\mathrm{s} 1)+14 \\ \text { Array_s1[15] } \end{array}$ |  | Upper byte $=$ Minute ( 0 to 59) <br> Lower byte = Second (0 to 59) |  |  |
| $\begin{aligned} & (s 1)+15 \\ & \text { Array_s1[16] } \end{aligned}$ |  | Upper byte $=00 \mathrm{H}$ <br> Lower byte = Day of week (0 to 6) <br> (Sunday $=0$, Saturday $=6$ ) |  |  |
| $\begin{aligned} & (s 1)+16 \\ & \text { Array_s1[17] } \end{aligned}$ | Number of network where error occurred | Stores the network number of the station in which the error occurred. The network number ranges between 1 and 239. | - | System |
| $\begin{array}{\|l} (\mathrm{s} 1)+17 \\ \text { Array_s1[18] } \end{array}$ | Number of station where error occurred | Stores the number of the station in which the error occurred. The number is not stored if the completion status of the instruction execution is "Channel in Use". <br> The station number ranges between 1 and 64. | - | System |

- ${ }^{3}$ Refer to the MELSECNET/10 manual for QnA network systems for further details.
${ }^{4}$ The network number 254 is designated if set by Jn.


## Functions Writing word device data to another station

## WRITE Write instruction

The WRITE instruction writes the data stored from s2 onwards from the host station to a station connected to the MELSECNET/10. The station and network number are specified in the control data. The data is stored from d1 onwards in the object station.

After the completion of the write operation the device d2 in the object station is set.

${ }^{1}$ Host station
${ }^{2}$ Object station
${ }^{3}$ Network module
${ }^{4}$ Channel 1
${ }^{5}$ Channel $n$
${ }^{6}$ Channel 8

Through a relay station and set routing parameters also stations in different networks can be accessed.

Data link instructions cannot be executed from more than one location with common access to the same channel. At simultaneous execution of the instruction from two or more locations a handshake between the two active stations prevents from execution of further data link instructions.

The execution status and the completion status (normal, not normal) of the WRITE instruction can be checked via

- the communications directive flag ( $\boldsymbol{\bullet}^{5}$ ) of the used channel,
- the host station completion device (d2) being set after completion of the operation,
- the status display of the operation completion (completion of an errorfree or faulty transmission) ((d2)+1)
as follows:
Communications directive flag
This flag is set during the execution of the WRITE instruction. The flag is reset with the execution of the END instruction during the program scan the write operation was completed in.

Host station completion device
This device is set with the execution of the END instruction within the program scan the write operation was completed in. The device is reset with the next END processing.

Status display of the operation completion
This device is set depending on the completion result of the write instruction.
Remains reset for a normal (errorfree) transmission.
For the completion of a faulty transmission this device is set with the END instruction within the program scan the WRITE instruction was completed in. The device is reset with the next END processing.
Object station completion device
This device is set with the execution of the END instruction within the program scan the read operation was completed in. The device is reset with the next END processing.

NOTE $\bullet^{5}$ The following table assigns the channel numbers to the according communications channel flags:

| Channel number | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Communications <br> channel flag | SB30 | SB32 | SB34 | SB36 | SB38 | SB3A | SB3C | SB3E |

The following figure shows the operations of the host station during the execution of a WRITE instruction:


[^98]Operation In the following cases an operation error occurs and the error flag is set:
Errors

- The control data contents exceed the setting range (error code 4100).
- The network with the number specified in Jn is not connected to the station (error code 4102).
- The module with the I/O address specified in Un is not a network module (error code 2111).


### 8.6.4 SWRITE

## CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ |  |

Devices MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { Error } \\ & \text { Flag } \end{aligned}$ | Numberof steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10 |  | Special FunctionModule U—GI | $\begin{aligned} & \text { Index } \\ & \text { Register } \\ & \mathrm{Zn} \end{aligned}$ | $\begin{aligned} & \text { Constant } \\ & \text { K, H (16\#) } \end{aligned}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s1 | - | $\bullet$ | - | - | - | - | - | - | - | SM0 | 13 |
| s2 | - | $\bullet$ | $\bullet$ | - | - | - | - | - | - |  |  |
| d1 | $\bullet$ | $\bullet$ | $\bullet$ | - | - | - | - | - | - |  |  |
| d2 | $\bullet$ | $\bullet$ | $\bullet$ | - | - | - | - | - | - |  |  |
| d3 | $\bullet$ | $\bullet$ | $\bullet$ | - | - | - | - | - | - |  |  |

GX IEC Developer


Variables

| Set Data | Meaning | Data Type |  |
| :---: | :---: | :---: | :---: |
|  |  | MELSEC | IEC |
| Jn | Network number for host station. ${ }^{1}$ | BIN 16-bit | ANY16 |
| Un | Head I/O number for network unit of host station. ${ }^{2}$ |  |  |
| s1 | First device of host station storing control data. | Device number | Array [1..18] of ANY16 |
| s2 | First device of station storing data to be written. |  | ANY16 |
| d1 | First device of object station storing written data. |  |  |
| d2 | Device set ON for 1 scan after completion of instruction. | Bit | BOOL |
| d3 | Device of object station set ON for 1 scan after completion of instruction. |  |  |

NOTE $\quad{ }^{1}$ The network number for the host station must range within 1 and 239. The network with the number 254 is configured via settings for access of other stations to the active station.
$\bullet^{2}$ The head I/O number of the network unit for the host station must range within 0 and FEн. Note, that the compiler expects a hexadecimal number for Un. A decimal number will be converted into a hexadecimal value automatically.
The SWRITE instruction can only be executed, if the object station is a QnA CPU.
With an ACPU in MELSECNET/10 the SWRITE instruction cannot be applied.
The WRITE instruction can only address the number "FFH" (all stations in the object network) for networks with connected QnA CPUs exclusively. The number "FFH" cannot be designated in networks with mixed QnA and A CPUs.

Overview of devices for control data

| Device | Meaning | Function | Value Range | Set by |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{\|l} (\mathrm{s} 1)+0 \\ \text { Array_s1[1] } \end{array}$ | Execution mode | Confirmation of transmission completion = reset bit 0 to 0 <br> No confirmation of transmission completion $=$ set bit 0 to 1 | $\begin{aligned} & 0000 \mathrm{H} \\ & 0001 \mathrm{H} \\ & 0080 \mathrm{H} \\ & 0081 \mathrm{H} \end{aligned}$ | User |
|  | Error completion mode | Storage of clock data setting when error processing is completed: <br> - No storage of clock data, Bit 7 (b7) $=0$ <br> - Storage of clock data, Bit 7 (b7) = 1 (clock data from (s1)+10 (Array_s1[11) onwards) |  |  |
| $\begin{array}{\|l} (\mathrm{s} 1)+1 \\ \text { Array_s1[2] } \end{array}$ | Completion status of instruction execution | Status at completion of instruction is stored: $0=$ no errors (normal completion) $<>0=\text { error code } 0^{3}$ | - | System |
| $\begin{array}{\|l\|} \hline(s 1)+2 \\ \text { Array_s1[3] } \end{array}$ | Channel used by host station | Host channel designation. | 1 to 8 | User |
| $\begin{array}{\|l\|} \hline(s 1)+3 \\ \text { Array_s1[4] } \end{array}$ | Dummy | Not used | 0 | - |
| $\begin{array}{\|l\|} \hline(\mathrm{s} 1)+4 \\ \text { Array_s1[5] } \end{array}$ | Network number of object station | Sets network number for object station. | $\begin{aligned} & 1 \text { to } 239 \\ & 254{ }^{4} \end{aligned}$ | User |
| $\begin{aligned} & (s 1)+5 \\ & \text { Array_s1[6] } \end{aligned}$ | Number of object station | Sets station number for object station. | Station number: 1 to 64 Group designation: 81H to 89H All stations in object network: FFH | User |
| $\begin{array}{\|l\|} \hline(s 1)+6 \\ \text { Array_s1[7] } \end{array}$ | Dummy | Not used | - | - |
| $\begin{aligned} & \text { (s1)+7 } \\ & \text { Array_s1[8] } \end{aligned}$ | Number of transmission retries | Sets the number of retries to gain a completion of the WRITE instruction within the WDT time setting stored in (s1)+8 (Array_s1[9]). <br> Active only if the execution mode (s1)+0 Array_s1[1] is set (1). | 1 to 15 | User |
|  | Number of executed transmission retries | Stores the number of executed transmission retries. |  | System |
| $\begin{array}{\|l} (s 1)+8 \\ \text { Array_s1[9] } \end{array}$ | Transmission time setting of WDT | Sets the monitoring time for WRITE operations in seconds. <br> If the operation is not completed within the set time, the transmission is repeated for the number of times set in (s1)+7 (Array_s1[8]). | $\begin{aligned} & 1 \text { to } 32767 \\ & 0=10 \text { s } \\ & \text { (fixed) } \\ & \text { Active only if the } \\ & \text { execution mode } \\ & \text { (s1)+0 } \\ & \text { Array_s1[1] is } \\ & \text { set (1). } \end{aligned}$ | User |
| $\begin{array}{\|l\|} \hline(s 1)+9 \\ \text { Array_s1[10] } \end{array}$ | Send data length | Sets the number of data blocks to be written. | 1 to 480 | User |
| $\begin{aligned} & (\mathrm{s} 1)+10 \\ & \text { Array_s1[11] } \end{aligned}$ | Dummy | Not used | - | - |
| $\begin{aligned} & (\mathrm{s} 1)+11 \\ & \text { Array_s1[12] } \end{aligned}$ | Clock set flag (set on error only) | Stores clock data enable/disable status set in (s1)+0 (Array_s1[1]): <br> - Clock data storage disabled $=0$ <br> - Clock data storage enabled = 1 | - | System |


| Device | Meaning | Function | Value Range | Set by |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & (\mathrm{s} 1)+12 \\ & \text { Array_s1[13] } \end{aligned}$ | Clock data (set on error only) | $\begin{aligned} & \text { Upper byte }=\text { Year }(0 \text { to } 99) \\ & \text { Lower byte }=\text { Month }(1 \text { to } 12) \end{aligned}$ | - | System |
| $\begin{aligned} & \hline(\mathrm{s} 1)+13 \\ & \text { Array_s1[14] } \end{aligned}$ |  | $\begin{aligned} & \text { Upper byte }=\text { Day }(1 \text { to } 31) \\ & \text { Lower byte }=\text { Hour }(0 \text { to } 23) \end{aligned}$ |  |  |
| $\begin{aligned} & (\mathrm{s} 1)+14 \\ & \text { Array_s1[15] } \end{aligned}$ |  | Upper byte $=$ Minute ( 0 to 59) <br> Lower byte $=$ Second (0 to 59) |  |  |
| $\begin{aligned} & (\mathrm{s} 1)+15 \\ & \text { Array_s1[16] } \end{aligned}$ |  | $\begin{aligned} & \text { Upper byte }=00 \mathrm{H} \\ & \text { Lower byte }=\text { Day of week }(0 \text { to } 6) \\ & (\text { Sunday }=0, \text { Saturday }=6) \end{aligned}$ |  |  |
| $\begin{aligned} & (\mathrm{s} 1)+16 \\ & \text { Array_s1[17] } \end{aligned}$ | Number of network where error occurred | Stores the network number of the station in which the error occurred. The network number ranges between 1 and 239. | - | System |
| $\begin{aligned} & (\mathrm{s} 1)+17 \\ & \text { Array_s1[18] } \end{aligned}$ | Number of station where error occurred | Stores the number of the station in which the error occurred. The number is not stored if the completion status of the instruction execution is "Channel in Use". <br> The station number ranges between 1 and 64 . | - | System |

${ }^{3}$ Refer to the MELSECNET/10 manual for QnA network systems for further details.

- The network number 254 is designated if set by Jn.


## Functions Writing word device data to another station

## SWRITE Write instruction

The SWRITE instruction writes the data stored from s2 onwards from the host station to a station connected to the MELSECNET/10. The station and network number are specified in the control data. The data is stored from d1 onwards in the object station.

After the completion of the write operation the device d2 in the host station and the device d3 in the object station are set.

${ }^{1}$ Host station
${ }^{2}$ Object station
${ }^{3}$ Network module
${ }^{4}$ Channel 1
${ }^{5}$ Channel n
${ }^{6}$ Channel 8

Through a relay station and set routing parameters also stations in different networks can be accessed.

Data link instructions cannot be executed from more than one location with common access to the same channel. At simultaneous execution of the instruction from two or more locations a handshake between the two active stations prevents from execution of further data link instructions.

The execution status and the completion status (normal, not normal) of the SWRITE instruction can be checked via

- the communications directive flag $\left(\boldsymbol{\bullet}^{5}\right)$ of the used channel,
- the host station completion devices in the host station (d2) and in the object station (d3) being set after completion of the operation,
- the status display of the operation completion (completion of an errorfree or faulty transmission) ((d2)+1)
as follows:


## Communications directive flag

This flag is set during the execution of the SWRITE instruction. The flag is reset with the execution of the END instruction during the program scan the write operation was completed in.
Host station completion device
This device is set with the execution of the END instruction within the program scan the write operation was completed in. The device is reset with the next END processing.

Status display of the operation completion
This device is set depending on the completion result of the write instruction.
Remains reset for a normal (errorfree) transmission.
For the completion of a faulty transmission this device is set with the END instruction within the program scan the SWRITE instruction was completed in. The device is reset with the next END processing.
Object station completion device
This device is set with the execution of the END instruction within the program scan the read operation was completed in. The device is reset with the next END processing.

NOTE $\bullet^{5}$ The following table assigns the channel numbers to the according communications channel flags:

| Channel number | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Communications <br> channel flag | SB30 | SB32 | SB34 | SB36 | SB38 | SB40 | SB42 | SB44 |

The following figure shows the operations of the host station during the execution of an SWRITE instruction:

${ }^{1}$ END processing
${ }^{2}$ Execution of the SWRITE instruction
${ }^{3}$ Completion of the operation
${ }^{4}$ Program of the host station
${ }^{5}$ SWRITE instruction
${ }^{6}$ Communications channel flag
${ }^{7}$ Host station completion device set after completion of the operation (d2)
${ }^{8}$ Status display of the operation completion ((d2)+1)
${ }^{9}$ Completion of a faulty transmission
${ }^{10}$ Completion of an errorfree transmission
${ }^{11}$ One scan

The following figure shows the operations of the object station during the execution of an SWRITE instruction:

${ }^{1}$ END processing
${ }^{2}$ Completion of the operation
${ }^{3}$ Program of the object station
${ }^{4}$ Object station completion device set after completion of the operation (d3)
${ }^{5}$ One scan

## Operation

 ErrorsIn the following cases an operation error occurs and the error flag is set:

- The control data contents exceed the setting range (error code 4100).
- The network with the number specified in Jn is not connected to the station (error code 4102).
- The module with the I/O address specified in Un is not a network module (error code 2111).


### 8.6.5 SEND

## CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ |  |

Devices
MELSEC Q

| Usable Devices |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { Error } \\ & \text { Flag } \end{aligned}$ | Numberof steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Reaiste } \end{gathered}$ | MELSECNET/10 Direct J $\square$ N |  | Special Function Module | $\begin{gathered} \text { Index } \\ \text { Register } \\ \text { Zn } \end{gathered}$ | $\begin{aligned} & \text { Constant } \\ & \mathrm{K}, \mathrm{H}(16 \#) \end{aligned}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s1 | - | $\bullet$ | $\bullet$ | - | - | - | - | - | - |  |  |
| s2 | - | $\bullet$ | $\bullet$ | - | - | - | - | - | - | SM0 | 10 |
| d | - | $\bullet$ | $\bullet$ | - | - | - | - | - | - |  |  |

GX IEC Developer


Variables

| Set Data | Meaning | Data Type |  |
| :---: | :---: | :---: | :---: |
|  |  | MELSEC | IEC |
| Jn | Network number for host station. ${ }^{1}$ | BIN 16-bit | ANY16 |
| Un | Head I/O number for network unit of host station. ${ }^{2}$ |  |  |
| s1 | First number of device storing control data. | Device number | Array [1..18] of ANY16 |
| s2 | First number of device storing data to be sent. |  | ANY16 |
| d | Device set ON for 1 scan after completion of instruction. | Bit | BOOL |

NOTE -1 The network number for the host station must range within 1 and 239. The network with the number 254 is configured via settings for access of other stations to the active station.
$\bullet^{2}$ The head I/O number of the network unit for the host station must range within 0 and FEн. Note, that the compiler expects a hexadecimal number for Un. A decimal number will be converted into a hexadecimal value automatically.

Overview of devices for control data

| Device | Meaning | Function | Value Range | Set by |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & (\mathrm{s} 1)+0 \\ & \text { Array_s1[1] } \end{aligned}$ | Execution mode | Confirmation of transmission completion = reset bit 0 to 0 <br> No confirmation of transmission completion $=$ set bit 0 to 1 | $\begin{aligned} & 0000 \mathrm{H} \\ & 0001 \mathrm{H} \\ & 0080 \mathrm{H} \\ & 0081 \mathrm{H} \end{aligned}$ | User |
|  | Error completion mode | Stores clock data setting when error processing is completed: <br> - No storage of clock data, Bit 7 (b7) $=0$ <br> - Storage of clock data, Bit 7 (b7) = 1 (clock data from (s1)+10 (Array_s1[11) onwards) |  |  |
| $\begin{array}{\|l} (\mathrm{s} 1)+1 \\ \text { Array_s1[2] } \end{array}$ | Completion status of instruction execution | Status at completion of instruction is stored: $0=$ no errors (normal completion) $<>0=\text { error code } 0^{3}$ | - | System |
| $\begin{array}{\|l\|} \hline(s 1)+2 \\ \text { Array_s1[3] } \end{array}$ | Channel used by host station | Host channel designation. | 1 to 8 | User |
| $\begin{array}{\|l\|} \hline(s 1)+3 \\ \text { Array_s1[4] } \end{array}$ | Channel used by object station | Object station designation. | 1 to 8 | User |
| $\begin{array}{\|l\|} \hline(\mathrm{s} 1)+4 \\ \text { Array_s1[5] } \end{array}$ | Network number of object station | Sets network number for object station. | $\begin{aligned} & 1 \text { to } 239 \\ & 254{ }^{4} \end{aligned}$ | User |
| $\begin{aligned} & (s 1)+5 \\ & \text { Array_s1[6] } \end{aligned}$ | Number of object station | Sets station number for object station. | Station number: 1 to 64 Group designation: 81H to 89H All stations in object network: FFH | User |
| $\begin{array}{\|l\|} \hline(s 1)+6 \\ \text { Array_s1[7] } \end{array}$ | Dummy | Not used | - | - |
| $\begin{aligned} & \text { (s1)+7 } \\ & \text { Array_s1[8] } \end{aligned}$ | Number of transmission retries | Sets the number of retries to gain a completion of the WRITE instruction within the WDT time setting stored in (s1)+8 (Array_s1[9]). <br> Active only if the execution mode (s1)+0 Array_s1[1] is set (1). | 1 to 15 | User |
|  | Number of executed transmission retries | Stores the number of executed transmission retries. |  | System |
| $\begin{array}{\|l} (s 1)+8 \\ \text { Array_s1[9] } \end{array}$ | Transmission time setting of WDT | Sets the monitoring time for WRITE operations in seconds. <br> If the operation is not completed within the set time, the transmission is repeated for the number of times set in (s1)+7 (Array_s1[8]). | $\begin{array}{\|l\|} 1 \text { to } 32767 \\ 0=10 \text { s } \\ \text { (fixed) } \\ \text { Active only if the } \\ \text { execution mode } \\ \text { (s1)+0 } \\ \text { Array_s1[1] is } \\ \text { set (1). } \end{array}$ | User |
| $\begin{array}{\|l\|} \hline(s 1)+9 \\ \text { Array_s1[10] } \end{array}$ | Send data length | Sets the number of data blocks to be written. | 1 to 480 | User |
| $\begin{aligned} & (\mathrm{s} 1)+10 \\ & \text { Array_s1[11] } \end{aligned}$ | Dummy | Not used | - | - |
| $\begin{aligned} & (\mathrm{s} 1)+11 \\ & \text { Array_s1[12] } \end{aligned}$ | Clock set flag (set on error only) | Stores clock data enable/disable status set in (s1)+0 (Array_s1[1]): <br> - Clock data storage disabled $=0$ <br> - Clock data storage enabled = 1 | - | System |


| Device | Meaning | Function | Value Range | Set by |
| :---: | :---: | :---: | :---: | :---: |
| $\left\lvert\, \begin{aligned} & (\mathrm{s} 1)+12 \\ & \text { Array_s1[13] } \end{aligned}\right.$ | Clock data (set on error only) | $\begin{aligned} & \text { Upper byte }=\text { Year }(0 \text { to } 99) \\ & \text { Lower byte }=\text { Month ( } 1 \text { to } 12 \text { ) } \end{aligned}$ | - | System |
| $\begin{array}{\|l\|} \hline(\mathrm{s} 1)+13 \\ \text { Array_s1[14] } \end{array}$ |  | $\begin{aligned} & \text { Upper byte }=\text { Day }(1 \text { to } 31) \\ & \text { Lower byte }=\text { Hour }(0 \text { to } 23) \end{aligned}$ |  |  |
| $\left\lvert\, \begin{aligned} & (\mathrm{s} 1)+14 \\ & \text { Array_s1[15] } \end{aligned}\right.$ |  | $\begin{aligned} & \text { Upper byte }=\text { Minute }(0 \text { to } 59) \\ & \text { Lower byte }=\text { Second }(0 \text { to } 59) \end{aligned}$ |  |  |
| $\left\lvert\, \begin{aligned} & (\mathrm{s} 1)+15 \\ & \text { Array_s1[16] } \end{aligned}\right.$ |  | Upper byte $=00 \mathrm{H}$ <br> Lower byte = Day of week (0 to 6) <br> (Sunday = 0, Saturday = 6) |  |  |
| $\left\lvert\, \begin{aligned} & (\mathrm{s} 1)+16 \\ & \text { Array_s1[17] } \end{aligned}\right.$ | Number of network where error occurred | Stores the network number of the station in which the error occurred. The network number ranges between 1 and 239. | - | System |
| $\left\lvert\, \begin{aligned} & (\mathrm{s} 1)+17 \\ & \text { Array_s1[18] } \end{aligned}\right.$ | Number of station where error occurred | Stores the number of the station in which the error occurred. The number is not stored if the completion status of the instruction execution is "Channel in Use". <br> The station number ranges between 1 and 64 . | - | System |

${ }^{3}$ Refer to the MELSECNET/10 manual for QnA network systems for further details.
${ }^{4}$ The network number 254 is designated if set by Jn.

## Functions Sending data to other stations

## SEND Send instruction

The SEND instruction sends the data stored from s2 onwards from the host station to a station connected to the MELSECNET/10. The transfer channel is specified in (s1)+2. The station and network number are specified in the control data.

After the completion of the write operation in the object station the device specified in d is set.

${ }^{1}$ Host station
${ }^{2}$ Object station
${ }^{3}$ Network module
${ }^{4}$ Channel 1
${ }^{5}$ Channel $n$
${ }^{6}$ Channel 8
7 The read operation is triggered by the RECV instruction

Through a relay station and set routing parameters also stations in different networks can be accessed.
Data link instructions cannot be executed from more than one location with common access to the same channel. At simultaneous execution of the instruction from two or more locations a handshake between the two active stations prevents from execution of further data link instructions.

The execution status and the completion status (normal, not normal) of the SEND instruction can be checked via

- the communications directive flag $\left(\bullet^{5}\right)$ of the used channel,
- the completion device (d) being set after completion of the operation,
- the status display of the operation completion (completion of an errorfree or faulty transmission) ( $\mathrm{d}+1$ )
as follows:
Communications directive flag
This flag is set during the execution of the SEND instruction. The flag is reset with the execution of the END instruction during the program scan the operation was completed in.
Host station completion device
This device is set with the execution of the END instruction within the program scan the write operation was completed in. The device is reset with the next END processing.

Status display of the operation completion
This device is set depending on the completion result of the write instruction.
Remains reset for a normal (errorfree) transmission.
For the completion of a faulty transmission this device is set with the END instruction within the program scan the SEND instruction was completed in. The device is reset with the next END processing.
Object station completion device
This device is set with the execution of the END instruction within the program scan the read operation was completed in. The device is reset with the next END processing.

NOTE
$\bullet^{5}$ The following table assigns the channel numbers to the according communications channel flags:

| Channel number | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Communications <br> channel flag | SB30 | SB32 | SB34 | SB36 | SB38 | SB3A | SB3C | SB3E |

The following figure shows the operations of the host station during the execution of a SEND instruction:

${ }^{1}$ END processing
${ }^{2}$ Execution of the SEND instruction
${ }^{3}$ Completion of the operation
${ }^{4}$ Program of the host station
${ }^{5}$ SEND instruction
${ }^{6}$ Communications channel flag
${ }^{7}$ Host station completion device set after completion of the operation (d)
${ }^{8}$ Status display of the operation completion ( $\mathrm{d}+1$ )
${ }^{9}$ Completion of a faulty transmission
${ }^{10}$ Completion of an errorfree transmission
${ }^{11}$ One scan

Operation In the following cases an operation error occurs and the error flag is set:

## Errors

- The control data contents exceed the setting range (error code 4100).
- The network with the number specified in Jn is not connected to the station (error code 4102).
- The module with the I/O address specified in Un is not a network module (error code 2111).


## Program <br> Example

JP.SEND
With leading edge from M10, the following program sends data from the host station to an object station. The execution of the SEND instruction is interlocked via the normally open contact of the flag SB34. The following table contains further information on the host station, the object station, and the applied MOV instructions.

| Device/Instruction | Meaning/Function |  |  |
| :--- | :--- | :---: | :---: |
| Host station | - |  |  |
| Host network | 7 |  |  |
| Host channel | SB34 |  |  |
| Communications channel <br> flag | 15 |  |  |
| Object station | 5 |  |  |
| Object network | 5 |  |  |
| Object channel | Sets the input condition and the clock data |  |  |
| 1. MOV instruction | Sets the channel for the host station |  |  |
| 2. MOV instruction | Sets the channel for object station |  |  |
| 3. MOV instruction | Sets the network number for the object station |  |  |
| 4. MOV instruction | Sets the number for the object station |  |  |
| 5. MOV instruction | - |  |  |
| 6. MOV instruction | Sets the number of transmission retries |  |  |
| 7. MOV instruction | Sets the WDT time setting (20 s) |  |  |
| 8. MOV instruction | Sets the number of blocks to be sent (4) |  |  |
| 9. MOV instruction | Sets the data to be sent |  |  |
| 10. MOV instruction |  |  |  |
| 11. MOV instruction |  |  |  |
| 12. MOV instruction |  |  |  |
| 13. MOV instruction |  |  |  |



NOTE
This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 8.6.6 RECV

## CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ |  |

Devices
MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { Error } \\ & \text { Flag } \end{aligned}$ | Numberof steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Reaiste } \end{gathered}$ | $\begin{aligned} & \text { MELS } \\ & \text { Dirr } \end{aligned}$ | $\frac{\operatorname{EET} / 10}{c \sim}$ | Special Function | Index | Constant | Other |  |  |
|  | Bit | Word |  | Bit | Word | Modile | Zn |  |  |  |  |
| s | - | $\bullet$ | $\bullet$ | - | - | - | - | - | - |  |  |
| d1 | - | $\bullet$ | $\bullet$ | - | - | - | - | - | - | SM0 | 9 |
| d2 | $\bullet$ | $\bullet$ | $\bullet$ | - | - | - | - | - | - |  |  |

GX IEC
Developer


Variables

| Set Data | Meaning | Data Type |  |
| :--- | :--- | :--- | :--- |
|  |  | MELSEC | IEC |
| Jn | Network number for host station. $\boldsymbol{O}^{1}$ | BIN 16-bit | ANY16 |
| Un | Head I/O number for network unit of host station. $0^{2}$ | Device <br> number | Array [1..16] <br> of ANY16 |
| s | First number of device storing control data. |  |  |
| d1 | First number of device storing data to be sent. | Bit | BOOL |
| d2 | Device set ON for 1 scan after completion of instruction. |  |  |

NOTE

- The network number for the host station must range within 1 and 239. The network with the number 254 is configured via settings for access of other stations to the active station.
$\bullet^{2}$ The head I/O number of the network unit for the host station must range within 0 and FEн. Note, that the compiler expects a hexadecimal number for Un. A decimal number will be converted into a hexadecimal value automatically.

Overview of devices for control data

| Device | Meaning | Function | Value Range | Set by |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { (s1)+0 } \\ & \text { Array_s1[1] } \end{aligned}$ | Execution mode | Waiting for data (this mode waits for data repeatedly with a fixed time setting) <br> (bit 0 (b0) $=0$, fixed) | $\begin{aligned} & 0000 \mathrm{H} \\ & 0080 \mathrm{H} \end{aligned}$ | User |
|  | Error completion mode | Stores clock data setting when error processing is completed: <br> - No storage of clock data, Bit 7 (b7) $=0$ <br> - Storage of clock data, Bit 7 (b7) = 1 (clock data from (s1)+10 (Array_s1[11) onwards) |  |  |
| $\begin{aligned} & (\mathrm{s} 1)+1 \\ & \text { Array_s1[2] } \end{aligned}$ | Completion status of instruction execution | Status at completion of instruction is stored: $0=$ no errors (normal completion) $<>0=$ error code ${ }^{3}$ | - | System |
| $\begin{aligned} & \text { (s1)+2 } \\ & \text { Array_s1[3] } \end{aligned}$ | Channel used by host station | Sets channel storing data to be received. | 1 to 8 | User |
| $\begin{aligned} & (\mathrm{s} 1)+3 \\ & \text { Array_s1[4] } \end{aligned}$ | Channel used by object station | Stores channel for the sending station. | 1 to 8 | System |
| $\begin{array}{\|l} \hline(\mathrm{s} 1)+4 \\ \text { Array_s1[5] } \end{array}$ | Network number of object station | Stores network number for the sending station. | 1 to 239 | System |
| $\begin{aligned} & \text { (s1)+5 } \\ & \text { Array_s1[6] } \end{aligned}$ | Number of object station | Stores station number for the sending station. | 1 to 64 | System |
| $\begin{aligned} & \text { (s1)+6 } \\ & \text { Array_s1[7] } \end{aligned}$ | Dummy | Not used | - | - |
| $\begin{aligned} & (\mathrm{s} 1)+7 \\ & \text { Array_s1[8] } \end{aligned}$ | Dummy | Not used | - | - |
| $\begin{aligned} & (\mathrm{s} 1)+8 \\ & \text { Array_s1[9] } \end{aligned}$ | Transmission time setting of WDT | Sets the monitoring time for the operation in seconds. | 1 to 32767 $0=10 \mathrm{~s}$ <br> (fixed) <br> Active only if the execution mode is set (1). | User |
| $\begin{aligned} & (\mathrm{s} 1)+9 \\ & \text { Array_s1[10] } \end{aligned}$ | Send data length | Stores number of received data blocks. | 1 to 480 | System |
| $\begin{aligned} & (\mathrm{s} 1)+10 \\ & \text { Array_s1[11] } \end{aligned}$ | Dummy | Not used | - | - |
| $\begin{aligned} & (\mathrm{s} 1)+11 \\ & \text { Array_s1[12] } \end{aligned}$ | Clock set flag (set on error only) | Stores clock data enable/disable status set in (s1)+0 (Array_s1[1]): <br> - Clock data storage disabled $=0$ <br> - Clock data storage enabled $=1$ | - | System |
| $\begin{aligned} & (\mathrm{s} 1)+12 \\ & \text { Array_s1[13] } \end{aligned}$ | Clock data (set on error only) | $\begin{aligned} & \text { Upper byte }=\text { Year }(0 \text { to } 99) \\ & \text { Lower byte }=\text { Month }(1 \text { to } 12) \end{aligned}$ | - | System |
| $\begin{array}{\|l} (\mathrm{s} 1)+13 \\ \text { Array_s1[14] } \end{array}$ |  | $\begin{aligned} & \text { Upper byte }=\text { Day }(1 \text { to } 31) \\ & \text { Lower byte }=\text { Hour }(0 \text { to } 23) \end{aligned}$ |  |  |
| $\begin{aligned} & (\mathrm{s} 1)+14 \\ & \text { Array_s1[15] } \end{aligned}$ |  | $\begin{aligned} & \text { Upper byte }=\text { Minute }(0 \text { to } 59) \\ & \text { Lower byte }=\text { Second }(0 \text { to } 59) \end{aligned}$ |  |  |
| $\begin{aligned} & (\mathrm{s} 1)+15 \\ & \text { Array_s1[16] } \end{aligned}$ |  | $\begin{aligned} & \text { Upper byte }=00 \mathrm{H} \\ & \text { Lower byte }=\text { Day of week }(0 \text { to } 6) \\ & (\text { Sunday }=0, \text { Saturday }=6) \end{aligned}$ |  |  |

${ }^{3}$ Refer to the MELSECNET/10 manual for QnA network systems for further details.

## Functions

## Receiving sent data from other stations

## RECV Receive instruction

The RECV instruction receives the data sent via the SEND instructionn from a station connected to the MELSECNET/10. The station and network numbers are specified in the control data. The data is stored from d1 onwards.

After the completion of the operation the device specified in d2 is set.

${ }^{1}$ Host station
${ }^{2}$ Object station
${ }^{3}$ Network module
${ }^{4}$ Channel 1
${ }^{5}$ Channel $n$
${ }^{6}$ Channel 8
${ }^{7}$ The write operation is triggered via the SEND instruction

Through a relay station and set routing parameters also stations in different networks can be accessed.

Data link instructions cannot be executed from more than one location with common access to the same channel. At simultaneous execution of the instruction from two or more locations a handshake between the two active stations prevents from execution of further data link instructions.

The execution status and the completion status (normal, not normal) of the RECV instruction can be checked via

- the communications directive flag ( ${ }^{4}$ ) of the used channel,
- the completion device (d2) being set after completion of the operation,
- the status display of the operation completion (completion of an errorfree or faulty transmission) ((d2)+1)
as follows:
Communications directive flag
This flag is set during the execution of the RECV instruction. The flag is reset with the execution of the END instruction during the program scan the operation was completed in.

Host station completion device
This device is set with the execution of the END instruction within the program scan the write operation was completed in. The device is reset with the next END processing.

Status display of the operation completion
This device is set depending on the completion result of the instruction.
Remains reset for a normal (errorfree) transmission.
For the completion of a faulty transmission this device is set with the END instruction within the program scan the RECV instruction was completed in. The device is reset with the next END processing.

Object station completion device
This device is set with the execution of the END instruction within the program scan the read operation was completed in. The device is reset with the next END processing.

NOTE
${ }^{4}$ The following table assigns the channel numbers to the according communications channel flags:

| Channel number | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Communications <br> channel flag | SB30 | SB32 | SB34 | SB36 | SB38 | SB3A | SB3C | SB3E |

The following figure shows the operations of the host station during the execution of a RECV instruction:


[^99]
## Operation Errors

gram
Example

In the following cases an operation error occurs and the error flag is set:

- The control data contents exceed the setting range (error code 4100).
- The network with the number specified in Jn is not connected to the station (error code 4102).
- The module with the I/O address specified in Un is not a network module (error code 2111).


## JP.RECV

With leading edge from X10, the following program reads data sent from a station via the SEND instruction. The execution of the RECV instruction is interlocked via the normally open contact of the flag SB34. The following table contains further information on the host station, the sending station, and the applied MOV instructions.

| Device/Instruction | Meaning/Function |
| :--- | :--- |
| Host station | - |
| Host network | - |
| Host channel | SB34 |
| Communications channel <br> flag | - |
| Sending station | 3 |
| Netzwork for the sending <br> station | 3 |
| Channel for the sending <br> station | Sets the clock data |
| 1. MOV instruction | Sets the channel for the host station |
| 2. MOV instruction | Sets the WDT time setting (20 s) |
| 3. MOV instruction |  |



NOTE This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 8.6.7 REQ

## CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ |  |

Devices MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { Error } \\ & \text { Flag } \end{aligned}$ | Numberof steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | $\begin{gathered} \text { MELS } \\ \text { Dire } \end{gathered}$ | $\stackrel{\text { ETT/10 }}{ }$ | Special Function | Index | Constant | Other |  |  |
|  | Bit | Word |  | Bit | Word | Moadie |  |  |  |  |  |
| s1 | - | $\bullet$ | $\bullet$ | - | - | - | - | - | - |  |  |
| s2 | - | $\bullet$ | $\bullet$ | - | - | - | - | - | - |  |  |
| d1 | - | $\bullet$ | $\bullet$ | - | - | - | - | - | - | SM0 | 10 |
| d2 | $\bullet$ | $\bullet$ | $\bullet$ | - | - | - | - | - | - |  |  |

GX IEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | $\begin{aligned} & \mathrm{Jn}_{\mathrm{n}} \\ & \mathrm{~s} 1 \\ & \mathrm{~s} 2 \\ & \mathrm{~d} 1 \\ & \mathrm{~d} 2 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{J}_{\mathrm{n}, \mathrm{~s} 1, s 2}^{\mathrm{s}, \mathrm{~d} 1, \mathrm{~d} 2} \\ & \mathrm{Un}_{\mathrm{n}}, \mathrm{~s} 1, \mathrm{~s} 2, \mathrm{~d} 1, \mathrm{~d} 2 \end{aligned}$ |
|  | GP.REO | $\begin{aligned} & \mathrm{un} \\ & \mathrm{un} \\ & s 1 \\ & \mathrm{sin} \\ & \mathrm{~d} 1 \\ & \mathrm{~d} 2 \end{aligned}$ |  |  |  |

Variables

| Set Data | Meaning | Data Type |  |
| :--- | :--- | :--- | :--- |
|  |  | MELSEC | IEC |
| Jn | Network number for host station. $\bullet^{1}$ | BIN 16-bit | ANY16 |
| Un | Head I/O number for network unit of host station. $\bullet^{2}$ |  |  |
| s1 | First number of device storing control data. | Array [1..7] of <br> ANY16 |  |
| s2 | First number of device storing requested data. | Array [1..4] of <br> ANY16 |  |
| d1 | First number of device storing response data. | Bit | BOOL |
| d2 | Device set ON for 1 scan after completion of instruction. |  |  |

NOTE $\quad{ }^{1}$ The network number for the host station must range within 1 and 239. The network with the number 254 is configured via settings for access of other stations to the active station.
$\bullet^{2}$ The head I/O number of the network unit for the host station must range within 0 and FEн. Note, that the compiler expects a hexadecimal number for Un. A decimal number will be converted into a hexadecimal value automatically.

The REQ instruction can only be executed, if the object station is a QnA CPU.
With an ACPU in MELSECNET/10 the REQ instruction cannot be applied.
Only station numbers for QnA CPUs are valid numbers for the object station.

Overview of devices for control data

| Device | Meaning | Function | Value Range | Set by |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{\|l} (\mathrm{s} 1)+0 \\ \text { Array_s1[1] } \end{array}$ | Execution mode | Confirmation of transmission completion is set (Bit 0 (b0) = 1, fixed) | $\begin{aligned} & 0001 \mathrm{H} \\ & 0081 \mathrm{H} \end{aligned}$ | User |
|  | Error completion mode | Stores clock data setting when error processing is completed: <br> - No storage of clock data, Bit 7 (b7) $=0$ <br> - Storage of clock data, Bit 7 (b7) = 1 (clock data from (s1)+10 (Array_s1[11) onwards) |  |  |
| $\begin{aligned} & (\mathrm{s} 1)+1 \\ & \text { Array_s1[2] } \end{aligned}$ | Completion status of instruction execution | Status at completion of instruction is stored: $0=$ no errors (normal completion) $<>0=\text { error code }{ }^{1}$ | - | System |
| $\begin{aligned} & (\mathrm{s} 1)+2 \\ & \text { Array_s1[3] } \end{aligned}$ | Channel used by host station | Sets channel used by host station. | 1 to 8 | User |
| $\begin{aligned} & (\mathrm{s} 1)+3 \\ & \text { Array_s1[4] } \end{aligned}$ | Dummy | Not used | - | - |
| $\begin{aligned} & \hline(\mathrm{s} 1)+4 \\ & \text { Array_s1[5] } \end{aligned}$ | Network number for object station. | Sets number of network for station to read from | $\begin{aligned} & 1 \text { to } 239 \\ & 254 ?^{2} \end{aligned}$ | User |
| $\begin{aligned} & (\mathrm{s} 1)+5 \\ & \text { Array_s1[6] } \end{aligned}$ | Number for object station. | Sets number for object station. | 1 to 64 | User |
| $\begin{aligned} & \text { (s1)+6 } \\ & \text { Array_s1[7] } \end{aligned}$ | Dummy | Not used | - | - |
| $\begin{array}{\|l} (\mathrm{s} 1)+7 \\ \text { Array_s1[8] } \end{array}$ | Number of transmission retries | Sets the number of retries to gain a completion of the REQ instruction within the WDT time setting stored in (s1)+8 (Array_s1[9]). | 1 bis15 | User |
|  | Number of executed transmission retries | Stores the number of executed transmission retries. | - | System |
| $\begin{array}{\|l} (\text { s1)+8 } \\ \text { Array_s1[9] } \end{array}$ | Transmission time setting of WDT | Sets the monitoring time for the operation in seconds. <br> If the operation is not completed within the set time, the transmission is repeated for the number of times set in (s1)+7 (Array_s1[8]). | $\begin{gathered} 1 \text { to } 32767 \\ 0=10 \\ \text { seconds } \\ \text { (fixed) } \end{gathered}$ | User |
| $\begin{aligned} & (s 1)+9 \\ & \text { Array_s1[10] } \end{aligned}$ | Length of request data. | Sets the length of requested data. <br> If clock data is read = 2 <br> If clock data is written = 7 <br> During remote RUN/STOP = 4 | 2, 7, 4 | User |
| $\left\|\begin{array}{l} (\mathrm{s} 1)+10 \\ \text { Array_s1[11] } \end{array}\right\|$ | Length of response data | Stores the length of response data. If clock data is read $=2$ | 0, 4 | User |
| $\begin{aligned} & (\mathrm{s} 1)+11 \\ & \text { Array_s1[12] } \end{aligned}$ | Clock set flag (set on error only) | Stores clock data enable/disable status set in (s1)+0 (Array_s1[1]): <br> - Clock data storage disabled $=0$ <br> - Clock data storage enabled $=1$ | - | System |
| $\begin{array}{\|l\|} \hline(\mathrm{s} 1)+12 \\ \text { Array_s1[13] } \end{array}$ | Clock data (set on error only) | Upper byte = Year (0 to 99) <br> Lower byte = Month (1 to 12) | - | System |
| $\left\lvert\, \begin{aligned} & (\mathrm{s} 1)+13 \\ & \text { Array_s1[14] } \end{aligned}\right.$ |  | $\begin{aligned} & \text { Upper byte }=\text { Day }(1 \text { to } 31) \\ & \text { Lower byte }=\text { Hour }(0 \text { to } 23) \end{aligned}$ |  |  |
| $\left\|\begin{array}{\|l\|} (\mathrm{s} 1)+14 \\ \text { Array_s1[15] } \end{array}\right\|$ |  | Upper byte $=$ Minute (0 to 59) <br> Lower byte $=$ Second (0 to 59) |  |  |
| $\left\lvert\, \begin{aligned} & (s 1)+15 \\ & \text { Array_s1[16] } \end{aligned}\right.$ |  | $\begin{aligned} & \text { Upper byte }=00 \mathrm{H} \\ & \text { Lower byte }=\text { Day of week }(0 \text { to } 6) \\ & (\text { Sunday }=0, \text { Saturday }=6) \end{aligned}$ |  |  |
| $\begin{aligned} & (s 1)+16 \\ & \text { Array_s1[17] } \end{aligned}$ | Number of network where error occurred | Stores the network number of the station in which the error occurred. The network number ranges from 1 to 239 . The number is not stored if the completion status of the instruction execution is "Channel in Use (F7C1H)". | - | System |


| Device | Meaning | Function | Value <br> Range | Set by |
| :--- | :--- | :--- | :---: | :---: |
| $(\mathrm{s} 1)+17$ <br> Array_s1[18] | Number of station <br> where error <br> occurred | Stores the number of the station in which the error <br> occurred. The station number ranges from 1 to 64. <br> The number is not stored if the completion status of <br> the instruction execution is "Channel in <br> Use(F7C1H)". | - | System |

- ${ }^{1}$ Refer to the MELSECNET/10 manual for QnA network systems for further details.
$\bullet^{2}$ The network number 254 is designated if set by Jn .


## Request/response data during write/read operation of clock data

## Request data

| Device | Meaning | Function | Read Clock Data | Write Clock Data |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{\|l} \hline(\mathrm{s} 2)+0 \\ \text { Array-s2[1] } \end{array}$ | Request type | 0001H = Read clock data 0011н = Write clock data | $\bigcirc$ | $\bigcirc$ |
| $\begin{aligned} & \text { (s2)+1 } \\ & \text { Array_s2[2] } \end{aligned}$ | Request type of subroutine | 0002H = Read clock data 0001н = Write clock data | $\bigcirc$ | $\bigcirc$ |
| $\begin{aligned} & \text { (s2)+2 } \\ & \text { Array_s2[3] } \end{aligned}$ | Update pattern | Specify clock data item in (s2)+3 (Array_s2[4]) through (s2)+6 (Array_s2[7]) to be updated. If the device is set (1) the clock/ data item is updated. |  | $\bigcirc$ |
| $\begin{aligned} & \text { (s2)+3 } \\ & \text { Array_s2[4] } \end{aligned}$ | Month and year to be updated | Month and year stored in BCD code (last two digits). |  | $\bigcirc$ |
| $\begin{aligned} & \text { (s2)+4 } \\ & \text { Array_s2[5] } \end{aligned}$ | Hour and day to be updated | Hour and day stored in BCD code. |  | $\bigcirc$ |
| $\begin{aligned} & \text { (s2)+5 } \\ & \text { Array_s2[6] } \end{aligned}$ | Minute and second to be updated | Second and minute stored in BCD code. |  | $\bigcirc$ |
| $\begin{array}{\|l} \text { (s2)+6 } \\ \text { Array_s2[7] } \end{array}$ | Day of week to be updated | Day of week stored in BCD code ( $00 \mathrm{H}=$ Sunday, $06 \mathrm{H}=$ Saturday). |  | $\bigcirc$ |

M = Month
Y = Year
$\mathrm{H}=$ Hour
D = Day
Sec = Second
Min = Minute
W = Day of week

## Response data

| Device | Meaning | Function | Read Clock Data | Write Clock Data |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{\|l} (\mathrm{d} 1)+0 \\ \text { Array-d1[1] } \end{array}$ | Month and year being read | Month and year stored in BCD code (last two digits). I | $\bigcirc$ |  |
| $\begin{array}{\|l} \text { (d1)+1 } \\ \text { Array_d1[2] } \end{array}$ | Hour and day being read | Hour and day stored in BCD code. | $\bigcirc$ |  |
| $\begin{array}{\|l} (\mathrm{d} 1)+2 \\ \text { Array_d1[3] } \end{array}$ | Minute and second being read | Second and minute stored in BCD code. | $\bigcirc$ |  |
| $\begin{array}{\|l} (\mathrm{d} 1)+3 \\ \text { Array_d1[4] } \end{array}$ | Day of week being read | Day of week stored in BCD code ( $00 \mathrm{H}=$ Sunday, $06 \mathrm{H}=$ Saturday). | $\bigcirc$ |  |

M = Month
Y = Year
H = Hour
D = Day
Sec = Second
Min = Minute
W = Day of week

Write/ read operations are disabled if the "Memory Protect" function is engaged on the CPU of the object station (system switch 1, SW5 (QnA, Q4AR), SW1 (QnAS) set ON).

Request data during RUN/STOP operation at a remote station
Request data

| Device | Meaning | Function | RUN Operation | STOP Operation |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{\|l} (\mathrm{s} 2)+0 \\ \text { Array-s2[1] } \end{array}$ | Request type | 0010H | $\bigcirc$ | $\bigcirc$ |
| $\begin{array}{\|l} \hline(\mathrm{s} 2)+1 \\ \text { Array_s2[2] } \end{array}$ | Request type of subroutine | 0001H = RUN operation at a remote station $0002 \mathrm{H}=$ STOP operation at a remote station | $\bigcirc$ | $\bigcirc$ |
| $\begin{array}{\|l} \text { (s2)+2 } \\ \text { Array_s2[3] } \end{array}$ | Mode | Set forced RUN operation at a remote station: <br> 0001H = Do not force RUN <br> $0003 \mathrm{H}=$ Force RUN (set during remote STOP) <br> If the station performing a STOP operation at a remote station cannot execute a RUN operation, the remote RUN operation can be forced from a different station. | $\bigcirc$ | $\bigcirc$ |
| $\begin{array}{\|l} \text { (s2)+3 } \\ \text { Array_s2[4] } \end{array}$ | Clear mode | Set memory status of the CPU during execution of the RUN operation at a remote station: <br> $0000 \mathrm{H}=$ Do not clear (set during remote STOP) <br> $0001 \mathrm{H}=$ Clear (exclusive latch range) <br> $0002 \mathrm{H}=$ Clear (including latch range) | $\bigcirc$ | $\bigcirc$ |

NOTE The RUN/STOP function can only be executed, if the RUN/ STOP key switch of the CPU on the object station is set to RUN.

Write/ read operations are disabled if the "Memory Protect" function is engaged on the CPU of the object station (system switch 1, SW5 (QnA, Q4AR), SW1 (QnAS) set ON).
If the object station is already set into the remote STOP/ PAUSE mode by a different station, the RUN operation can only be forced if the mode in (s2)+2 is set to "do not force RUN (0001H)".

If the QnA CPU of the object station executing the RUN/STOP operation is reset the information of the remote RUN/ STOP operation in the object station will be lost.

## Functions Request data from other stations

## REQ Request instruction

The REQ instruction transfers requested data stored from (d1)+0 (Array _d1[1]) onwards from a station connected to the MELSECNET/10. The station number and network number are specified in the control data. The data is stored from (s2)+0 (Array_s2[1]) onwards.

After the completion of the operation the device specified in d 2 is set.

${ }^{1}$ Host station
${ }^{2}$ Object station
${ }^{3}$ Network module
${ }^{4}$ Channel 1
${ }^{5}$ Channel $n$
${ }^{6}$ Channel 8

Through a relay station and set routing parameters also stations in different networks can be accessed.

Data link instructions cannot be executed from more than one location with common access to the same channel. At simultaneous execution of the instruction from two or more locations a handshake between the two active stations prevents from execution of further data link instructions.

The execution status and the completion status (normal, not normal) of the REQ instruction can be checked via

- the communications directive flag ( $\bullet^{3}$ ) of the used channel,
- the completion device (d2) being set after completion of the operation,
- the status display of the operation completion (completion of an errorfree or faulty transmission) ((d2)+1)
as follows:
Communications directive flag
This flag is set during the execution of the REQ instruction. The flag is reset with the execution of the END instruction during the program scan the operation was completed in.

Host station completion device
This device is set with the execution of the END instruction within the program scan the write operation was completed in. The device is reset with the next END processing.

Status display of the operation completion
This device is set depending on the completion result of the instruction.
Remains reset for a normal (errorfree) transmission.
For the completion of a faulty transmission this device is set with the END instruction within the program scan the REQ instruction was completed in. The device is reset with the next END processing.

## NOTE

$\bullet^{3}$ The following table assigns the channel numbers to the according communications channel flags:

| Channel number | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Communications <br> channel flag | SB30 | SB32 | SB34 | SB36 | SB38 | SB3A | SB3C | SB3E |

The following figure shows the operations of the host station during the execution of a REQ instruction:

${ }^{1}$ END processing
${ }^{2}$ Execution of the REQ instruction
${ }^{3}$ Completion of the operation
${ }^{4}$ Program of the host station
${ }^{5}$ REQ instruction
${ }^{6}$ Communications channel flag
${ }^{7}$ Host station completion device set after completion of the operation (d2)
${ }^{8}$ Status display of the operation completion ((d2)+1)
${ }^{9}$ Completion of a faulty transmission
${ }^{10}$ Completion of an errorfree transmission
${ }^{11}$ One scan

## Operation <br> Errors

In the following cases an operation error occurs and the error flag is set:

- The control data contents exceed the setting range (error code 4100).
- The network with the number specified in Jn is not connected to the station (error code 4102).
- The module with the I/O address specified in Un is not a network module (error code 2111).


## Program <br> Example

JP.REQ
With leading edge from X10, the following program performs a STOP operation on an object station. The execution of the REQ instruction is interlocked via the normally open contact of the flag SB30. The following table contains further information on the host station, the sending station, and the applied MOV instructions.

| Device/Instruction | Meaning/Function |
| :--- | :--- |
| Host station | - |
| Host network | 1 |
| Host channel | SB30 |
| Communications channel <br> flag | 13 |
| Object station | 7 |
| Object network | - |
| Object channel | Sets the clock data |
| 1. MOV instruction | Sets the channel for the host station |
| 2. MOV instruction | Sets the network number for the object station |
| 3. MOV instruction | Sets the number for the object station |
| 4. MOV instruction | - |
| 5. MOV instruction | Sets the number of transmission retries |
| 6. MOV instruction | Sets the WDT time setting (20 s) |
| 7. MOV instruction | Sets the number of blocks to be sent (4) |
| 8. MOV instruction | Sets the request type |
| 9. MOV instruction | Sets the request type of subroutine |
| 10. MOV instruction | Sets the mode |
| 11. MOV instruction | Sets the clear mode |
| 12. MOV instruction |  |
| 13. MOV instruction |  |



NOTE
This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 8.6.8 ZNFR

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ |  |

## Devices

 MELSEC Q|  | Usable Devices |  |  |  |  |  |  |  |  | Error | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10Direct J $\square \square$ |  | Special Function Module | $\begin{gathered} \text { Index } \\ \text { Register } \\ \mathbf{Z n} \end{gathered}$ | $\begin{aligned} & \text { Constant } \\ & \text { K, H (16\#) } \end{aligned}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s1 | - | - | - | - | - | - | - | - | - |  |  |
| s2 | - | ${ }^{1}$ | - | - | - | - | - | - | - | - | 9 |
| d | - | - | - | - | - | - | - | - | - |  |  |

${ }^{1}$ Link registers only
GX IEC Developer


Variables

| Set Data | Meaning | Data Type |  |
| :---: | :---: | :---: | :---: |
|  |  | MELSEC | IEC |
| Jn | Network number for host station. ${ }^{1}$ | BIN 16-bit | ANY16 |
| Un | Head I/O number for network unit of host station. ${ }^{2}$ |  |  |
| s1 | First number of device storing control data. | Device number | Array [1..15] of ANY16 |
| s2 | First number of link register (W) in the host station storing the data being read. |  | ANY16 |
| d | Device set ON for 1 scan after completion of instruction. | Bit | BOOL |

NOTE - The network number for the host station must range within 1 and 239. The network with the number 254 is configured via settings for access of other stations to the active station.
$\bullet^{2}$ The head I/O number of the network unit for the host station must range within 0 and FEн. Note, that the compiler expects a hexadecimal number for Un. A decimal number will be converted into a hexadecimal value automatically.

Overview of devices for control data

| Device | Meaning | Function | Value Range | Set by |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & (\mathrm{s} 1)+0 \\ & \text { Array_s1[1] } \end{aligned}$ | Execution mode | Confirmation of transmission completion is set (Bit $0(b 0)=1$, fixed) | $\begin{aligned} & 0001 \mathrm{H} \\ & 0081 \mathrm{H} \end{aligned}$ | User |
|  | Error completion mode | Stores clock data setting when error processing is completed: <br> - No storage of clock data, Bit 7 (b7) $=0$ <br> - Storage of clock data, Bit 7 (b7) = 1 <br> (clock data from (s1)+11 (Array_s1[12) onwards) |  |  |
| $\begin{aligned} & (\mathrm{s} 1)+1 \\ & \text { Array_s1[2] } \end{aligned}$ | Completion status of instruction execution | Status at completion of instruction is stored: $0=$ no errors (normal completion) $<>0=\text { error code } \bigcirc^{3}$ | - | System |
| $\begin{aligned} & (\mathrm{s} 1)+2 \\ & \text { Array_s1[3] } \end{aligned}$ | Dummy | Not used | - | - |
| $\begin{aligned} & (\mathrm{s} 1)+3 \\ & \text { Array_s1[4] } \end{aligned}$ | Buffer memory address | Sets the first number in buffer memory. | ${ }^{4}$ | User |
| $\begin{array}{\|l} \hline(\mathrm{s} 1)+4 \\ \text { Array_s1[5] } \end{array}$ | Dummy | Not used | - | - |
| $\begin{aligned} & (\mathrm{s} 1)+5 \\ & \text { Array_s1[6] } \end{aligned}$ | Number for object station. | Sets number for remote I/O station reading the data. | 1 to 64 | User |
| $\begin{aligned} & \text { (s1)+6 } \\ & \text { Array_s1[7] } \end{aligned}$ | Position of special function module | Sets the position of the special function module within the series of special function modules installed at the object station. | - | User |
| $\begin{aligned} & \text { (s1)+7 } \\ & \text { Array_s1[8] } \end{aligned}$ | Dummy | Not used | - | - |
| $\begin{aligned} & (\mathrm{s} 1)+8 \\ & \text { Array_s1[9] } \end{aligned}$ | Dummy | Not used | - | - |
| $\begin{array}{\|l} \hline(s 1)+9 \\ \text { Array_s1[10] } \end{array}$ | Length of data | Sets the number of data to be read. | 1 to 256 | User |
| $\begin{aligned} & (\mathrm{s} 1)+10 \\ & \text { Array_s1[11] } \end{aligned}$ | Clock set flag (set on error only) | Stores clock data enable/disable status set in (s1)+0 (Array_s1[1]): <br> - Clock data storage disabled $=0$ <br> - Clock data storage enabled $=1$ | - | System |
| $\begin{array}{\|l\|} \hline(\mathrm{s} 1)+11 \\ \text { Array_s1[12] } \end{array}$ |  | Upper byte = Year (0 to 99) Lower byte = Month (1 to 12) |  |  |
| $\begin{aligned} & (\mathrm{s} 1)+12 \\ & \text { Array_s1[13] } \end{aligned}$ |  | $\begin{aligned} & \text { Upper byte }=\text { Day ( } 1 \text { to } 31 \text { ) } \\ & \text { Lower byte }=\operatorname{Hour}(0 \text { to } 23) \end{aligned}$ |  |  |
| $\left\lvert\, \begin{aligned} & (\mathrm{s} 1)+13 \\ & \text { Array_s1[14] } \end{aligned}\right.$ | (set on error only) | Upper byte $=$ Minute (0 to 59) <br> Lower byte $=$ Second (0 to 59) | - | System |
| $\begin{array}{\|l} (\mathrm{s} 1)+14 \\ \text { Array_s1[15] } \end{array}$ |  | Upper byte $=00 \mathrm{H}$ <br> Lower byte = Day of week (0 to 6) <br> (Sunday =0, Saturday =6) |  |  |

$\boldsymbol{}^{3}$ Refer to the MELSECNET/10 manual for QnA network systems for further details.
${ }^{-4}$ Refer to the manual of the according special function module reading data for further details.

## Functions Reading data from special function modules in remote I/O stations

## ZNFR Read instruction

The ZNFR instruction reads data stored in the buffer memory of a special function module in a remote I/O station connected to the MELSECNET/10. The remote I/O station is specified in the control data. The data read from the module is stored from s2 onwards in the host station.

After the completion of the operation the device specified in $d$ is set.

${ }^{1}$ Host station/ master station
${ }^{2}$ Network module (host station/ master station)
${ }^{3}$ Remote I/O station (object station)
${ }^{4}$ Special function module (object station/ remote I/O station)

The read operation of a remote I/O station can only be executed via a network module connected to the same network as the remote I/O station connected to the MELSECNET/10.

The ZNFR instruction cannot be executed from more than one location simultaneously by one special function module. At simultaneous execution of the instruction from two or more locations a handshake between the two active stations prevents from execution of further ZNFR instructions.

The interlock signal sent during the execution of the ZNFR instruction contains

- Read/ write request signals
- Read/ write completion signals
- Host station completion device (d)
- Status display of the operation completion (completion of an errorfree of faulty transmission) (d+1).

The signals and devices are described below:
Read/write request signals
This signal is set with the execution of the dedicated data link instructions of the QnA series. The signal is reset with the next END processing within the scan the read/ write operations are completed in.
Read/ write completion signals
This signal is set with the execution of the dedicated data link instructions of the QnA series. The signal is reset with the next END processing within the scan the read/ write operations are completed in.
Host station completion device
This device is set with the processing of the END instruction within the scan the ZNFR instruction is completed in. The device is reset with the next END processing.

Status display of the operation completion
This device is set depending on the completion result of the instruction.
Remains reset for a normal (errorfree) transmission.
For the completion of a faulty transmission this device is set with the END instruction within the program scan the ZNFR instruction was completed in. The device is reset with the next END processing.

The following figure shows the operations of the host station during the execution of a ZNFR instruction:


[^100]The link registers in s2 are set via network parameters " $M \leftarrow R$ (to master station from remote I/O station" and are allocated within the range specified via the link refresh parameters.

The execution of the ZNFR instruction requires link relays and link registers to be used by the operating system. The number of link relays and link registers used by the operating system for the according special function module is as follows:

For $\mathrm{M} \rightarrow \mathrm{R}$ (from master station to remote I/O station):
Link relays $=4$, link registers $=4$
For $M \leftarrow R$ (to master station from remote I/O station):
Link relays $=4$, link registers $=4$

Operation
In the following cases an operation error occurs and the error flag is set:
Errors

- The control data contents exceed the setting range (error code 4100).
- The network with the number specified in Jn is not connected to the station (error code 4102).
- The module with the I/O address specified in Un is not a network module (error code 2111).


## Program <br> Example

JP.ZNFR
With leading edge from X 10 , the following program reads the addresses 6 through 9 of the buffer memory in a special function module of an I/O station. The read data is stored in the link registers W108 through W10B. Further details on the I/O station and applied MOV instructions are given in the table below:

| Device/Instruction | Meaning/Function |
| :--- | :--- |
| I/O station | 1R1 |
| Network of I/O station | 3 |
| Special function module | 1 |
| 1. MOV instruction | Sets the clock data |
| 2. MOV instruction | Sets the first address in the buffer memory (6) |
| 3. MOV instruction | Sets the number of I/O station |
| 4. MOV instruction | Sets the position of the special function module in sequence |
| 5. MOV instruction | Sets the length of data to be read |



NOTE This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 8.6.9 ZNTO

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ |  |

Devices MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | Error Flag | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10 Direct |  | Special Function Module U $\square$ G $\square$ | IndexRegister$\mathbf{Z n}$ | $\begin{aligned} & \text { Constant } \\ & \mathrm{K}, \mathrm{H}(16 \#) \end{aligned}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s1 | - | $\bullet$ | $\bullet$ | - | - | - | - | - | - | - | 9 |
| s2 | - | ${ }^{1}$ | - | - | - | - | - | - | - |  |  |
| d | - | - | - | - | - | - | - | - | - |  |  |

${ }^{1}$ Link registers only
GX IEC Developer


## Variables

| Set Data | Meaning | Data Type |  |
| :---: | :---: | :---: | :---: |
|  |  | MELSEC | IEC |
| Jn | Network number for host station. ${ }^{1}$ | BIN 16-bit | ANY16 |
| Un | Head I/O number for network unit of host station. ${ }^{2}$ |  |  |
| s1 | First number of device storing control data. | Device number | Array [1..16] of ANY16 |
| s2 | First number of link register (W) in the host station storing the data to be written. |  | ANY16 |
| d | Device set ON for 1 scan after completion of instruction. | Bit | BOOL |

NOTE

- ${ }^{1}$ The network number for the host station must range within 1 and 239. The network with the number 254 is configured via settings for access of other stations to the active station.
$\bullet^{2}$ The head I/O number of the network unit for the host station must range within 0 and FEH. Note, that the compiler expects a hexadecimal number for Un. A decimal number will be converted into a hexadecimal value automatically.

Overview of devices for control data

| Device | Meaning | Function | Value Range | Set by |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & (\mathrm{s} 1)+0 \\ & \text { Array_s1[1] } \end{aligned}$ | Execution mode | Confirmation of transmission completion is set (Bit 0 (b0) =1, fixed) | $\begin{aligned} & \text { 0001H } \\ & 0081 \mathrm{H} \end{aligned}$ | User |
|  | Error completion mode | Stores clock data setting when error processing is completed: <br> - No storage of clock data, Bit 7 (b7) $=0$ <br> - Storage of clock data, Bit 7 (b7) = 1 <br> (clock data from (s1)+11 (Array_s1[12) onwards) |  |  |
| $\begin{array}{\|l} (s 1)+1 \\ \text { Array_s1[2] } \end{array}$ | Completion status of instruction execution | Status at completion of instruction is stored: $0=$ no errors (normal completion) $<>0=\text { error code } \boldsymbol{o}^{3}$ | - | System |
| $\begin{aligned} & (\mathrm{s} 1)+2 \\ & \text { Array_s1[3] } \end{aligned}$ | Dummy | Not used | - | - |
| $\begin{aligned} & (\mathrm{s} 1)+3 \\ & \text { Array_s1[4] } \end{aligned}$ | Buffer memory address | Sets the first number in buffer memory. | ${ }^{4}$ | User |
| $\begin{array}{\|l\|} \hline(s 1)+4 \\ \text { Array_s1[5] } \end{array}$ | Dummy | Not used | - | - |
| $\begin{aligned} & (s 1)+5 \\ & \text { Array_s1[6] } \end{aligned}$ | Number for object station. | Sets number for object station. | 1 to 64 | User |
| $\begin{array}{\|l} (\mathrm{s} 1)+6 \\ \text { Array_s1[7] } \end{array}$ | Position of special function module | Sets the position of the special function module within the series of special function modules installed at the object station. | - | User |
| $\begin{aligned} & (\mathrm{s} 1)+7 \\ & \text { Array_s1[8] } \end{aligned}$ | Dummy | Not used | - | - |
| $\begin{array}{\|l\|} \hline(\mathrm{s} 1)+8 \\ \text { Array_s1[9] } \end{array}$ | Dummy | Not used | - | - |
| $\begin{array}{\|l\|} \hline(s 1)+9 \\ \text { Array_s1[10] } \end{array}$ | Length of data | Sets the number of data to be written. | 1 to 256 | User |
| $\begin{array}{\|l\|} \hline(s 1)+10 \\ \text { Array_s1[11] } \end{array}$ | Dummy | Not used | - | - |
| $\begin{aligned} & (\mathrm{s} 1)+11 \\ & \text { Array_s1[12] } \end{aligned}$ | Clock set flag (set on error only) | Stores clock data enable/disable status set in (s1)+0 (Array_s1[1]): <br> - Clock data storage disabled $=0$ <br> - Clock data storage enabled $=1$ | - | System |
| $\begin{array}{\|l\|} \hline(\mathrm{s} 1)+12 \\ \text { Array_s1[13] } \end{array}$ | Clock data (set on error only) | $\begin{aligned} & \text { Upper byte }=\text { Year }(0 \text { to } 99) \\ & \text { Lower byte }=\text { Month }(1 \text { to } 12) \end{aligned}$ | - | System |
| $\begin{aligned} & (s 1)+13 \\ & \text { Array_s1[14] } \end{aligned}$ |  | $\begin{aligned} & \text { Upper byte }=\text { Day }(1 \text { to } 31) \\ & \text { Lower byte }=\text { Hour (0 to } 23) \end{aligned}$ |  |  |
| $\begin{array}{\|l} (\mathrm{s} 1)+14 \\ \text { Array_s1[15] } \end{array}$ |  | $\begin{aligned} & \text { Upper byte }=\text { Minute }(0 \text { to } 59) \\ & \text { Lower byte }=\text { Second }(0 \text { to } 59) \end{aligned}$ |  |  |
| $\begin{array}{\|l} (\mathrm{s} 1)+15 \\ \text { Array_s1[16] } \end{array}$ |  | $\begin{aligned} & \text { Upper byte }=00 \mathrm{H} \\ & \text { Lower byte }=\text { Day of week }(0 \text { to } 6) \\ & (\text { Sunday }=0, \text { Saturday }=6) \\ & \hline \end{aligned}$ |  |  |

${ }^{3}$ Refer to the MELSECNET/10 manual for QnA network systems for further details.

- Refer to the manual of the according special function module reading data for further details.


## Functions Writing data to special function modules in remote I/O stations

## ZNTO Write instruction

The ZNTO instruction writes data stored in the host station from s2 onwards to the buffer memory of a special function module in a remote I/O station connected to the MELSECNET/10. The remote I/O station is specified in the control data.
After the completion of the operation the device specified in $d$ is set.


[^101]The write operation can only be executed by a master station connected to the MELSECNET/ 10 to a remote I/O station connected to the same network.

The ZNTO instruction cannot be executed from more than one location simultaneously by one special function module. At simultaneous execution of the instruction from two or more locations a handshake between the two active stations prevents from execution of further ZNTO instructions.

The interlock signal sent during the execution of the ZNTO instruction contains

- Read/ write request signals
- Read/ write completion signals
- Host station completion device (d)
- Status display of the operation completion (completion of an errorfree of faulty transmission) (d+1).

The signals and devices are described below:
Read/ write request signals
This signal is set with the execution of the dedicated data link instructions of the QnA series. The signal is reset with the next END processing within the scan the read/ write operations are completed in.
Read/ write completion signals
This signal is set with the execution of the dedicated data link instructions of the QnA series. The signal is reset with the next END processing within the scan the read/ write operations are completed in.

Host station completion device
This device is set with the processing of the END instruction within the scan the ZNTO instruction is completed in. The device is reset with the next END processing.

Status display of the operation completion
This device is set depending on the completion result of the instruction.
Remains reset for a normal (errorfree) transmission.
For the completion of a faulty transmission this device is set with the END instruction within the program scan the ZNTO instruction was completed in. The device is reset with the next END processing.
The following figure shows the operations of the host station during the execution of a ZNTO instruction:


[^102]The link registers in s2 are set via network parameters " $M \leftarrow R$ (to master station from remote I/O station" and are allocated within the range specified via the link refresh parameters.

The execution of the ZNTO instruction requires link relays and link registers to be used by the operating system. The number of link relays and link registers used by the operating system for the according special function module is as follows:

For $\mathrm{M} \rightarrow \mathrm{R}$ (from master station to remote I/O station):
Link relays $=4$, link registers $=4$
For $\mathrm{M} \leftarrow \mathrm{R}$ (to master station from remote I/O station):
Link relays $=4$, link registers $=4$

Operation
In the following cases an operation error occurs and the error flag is set:
Errors

- The control data contents exceed the setting range (error code 4100).
- The network with the number specified in Jn is not connected to the station (error code 4102).
- The module with the I/O address specified in Un is not a network module (error code 2111).


## Program <br> Example

JP.ZNTO
With leading edge from X10, the following program writes data to the addresses 10 through 12 of the buffer memory in a special function module of an I/O station. The data to be written is stored in the host station in the link registers W18 through W1A. Further details on the I/O station and applied MOV instructions are given in the table below:

| Device/Instruction | Meaning/Function |
| :--- | :--- |
| I/O station | 1R2 |
| Network of I/O station | 3 |
| Special function module | 2 |
| 1. MOV instruction | Sets the clock data |
| 2. MOV instruction | Sets the first address in the buffer memory (10) |
| 3. MOV instruction | Sets the number of I/O station |
| 4. MOV instruction | Sets the position of the special function module in sequence |
| 5. MOV instruction | Sets the length of data to be read |
| 6. MOV instruction | Writes the data to the link registers W18 through W1A |
| 7. MOV instruction |  |
| 8. MOV instruction |  |
|  |  |



NOTE This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 8.7 A series compatible data link instructions

These instructions support the data communication among stations with QnA CPUs, among stations with QnA CPUs and ACPUs, as well as among QnA CPUs or ACPUs and remote I/O stations within MELSECNET and MELSECNET/10. The following table gives an overview of these instructions:

| Function | MELSEC Instruction in MELSEC Editor | MELSEC Instruction in IEC Editor | Designated Station in MELSECNET/10 |  |  | MELSECNET |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | QnA CPU | ACPU | Remote I/O Station |  |
| Read QnA data from object stations in object networks | J.ZNRD | ZNRD_J_M | $\bigcirc$ | $\bigcirc$ | - | - |
|  | JP.ZNRD | ZNRD_JP_M |  |  |  |  |
| Read data from local stations (master stations only) | J.ZNRD | ZNRD_J_M | - | - | - | - |
|  | JP.ZNRD | ZNRD_JP_M |  |  |  |  |
| Write QnA data to object stations in object networks | J.ZNWR | ZNWR_J_M | $\bigcirc$ | $\bigcirc$ | - | - |
|  | JP.ZNWR | ZNWR_JP_M |  |  |  |  |
| Write data to local stations (master stations only) | J.ZNWR | ZNWR_J_M | - | - | - | $\bigcirc$ |
|  | JP.ZNWR | ZNWR_JP_M |  |  |  |  |
| A series only: Read data from local stations (master stations only) | LRDP | LRDP_M | - | - | - | - |
|  |  | LRDP_MD |  |  |  |  |
|  |  | LRDP_P_MD |  |  |  |  |
| A series only: Write data to local stations (master stations only) | LWTP | LWTP_M | - | - | - | $\bigcirc$ |
|  |  | LWTP_MD |  |  |  |  |
|  |  | LWTP_M_MD |  |  |  |  |
| Read data from | RFRP/ G.RFRP | RFRP_U_M | - | - | - | $\bigcirc$ |
| modules in remote I/O stations |  | RFRP_UP_M |  |  |  |  |
| Write data to special function modules in remote I/O stations. | $\begin{aligned} & \text { RTOP } \\ & \text { G.RTOP } \end{aligned}$ | RTOP_U_M | - | - | - | - |
|  |  | RTOP_UP_M |  |  |  |  |

### 8.7.1 ZNRD

## CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ |  |

Devices MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | Error Flag | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10 Direct |  | Special Function Module U $\square$ G | $\begin{gathered} \text { Index } \\ \text { Register } \\ \text { Zn } \end{gathered}$ | ConstantK, H (16\#) | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| n1 | $\bullet$ | $\bullet$ | - | - | - | - | - | - | - | SMO | 12 |
| s | - | $\bullet^{1}$ | - | - | - | - | - | - | - |  |  |
| d1 | - | - | - | - | - | - | - | - | - |  |  |
| n2 | $\bullet$ | $\bullet$ | $\bullet$ | - | - | - | - | $\bullet$ | - |  |  |
| d2 | - | $\bullet$ | $\bullet$ | - | - | - | - | - | - |  |  |

${ }^{1} \mathrm{~T}, \mathrm{C}, \mathrm{D}$, and W only

GX IEC Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| Jn | Network number for host station. $\boldsymbol{O}^{1}$ |  |
| n1 | Number of object station. | BIN 16-bit |
| s | First device of station storing data to be read. |  |
| d1 | First device of host station storing read data. |  |
| n2 | Receive data length. | Bevice set ON for 1 scan after completion of instruction. |
| d2 |  |  |

NOTE - Specify JO for the instruction applied in MELSECNET(IIIIB).

## Functions Reading data from other stations

## ZNRD Read instruction

The ZNRD instruction reads the number of data words specified by n 2 and stored in the object station in the MELSECNET/10. The station number is specified in n 1 . The network number is stored in Jn . The read data is stored from d1 onwards in the host station.

After the completion of the operation the device specified in d2 is set.

${ }^{1}$ Host station
${ }^{2}$ Object station
${ }^{3}$ Network module
${ }^{4}$ Channel 1
${ }^{5}$ Channel 8

The read operation can only be executed with an object station connected to the same MELSECNET/10 network as the host station.

The read operation from a local station can only be executed with a master station connected to the MELSECNET network.

The network number Jn can be designated between 1 and 239. The designation of network number $0(\mathrm{JO})$ is similar to the designation in the MELSECNET system.

In the MELSECNET system the number of the object network (Jn) is fixed to 0 (J0). The object network numbers (Jn) 1 to 239 are used in the MELSECNET/10.
The station number n 1 may range from 1 to 64.
In the MELSECNET/B system the station number may range from 1 to 31 .
The receive data length n 2 (number of data words) may range from 1 to 230 .
Read operations from other stations via ZNRD instruction can be performed by stations with AnU CPUs and QnA CPUs equally.
The data link instructions cannot be executed from several locations simultaneously with common access to the same channel. A simultaneous execution from two or more locations is prevented through a handshake of the two active stations.
Both, host and object station use channel 1 of the network module for the execution of the ZNRD instruction. For the execution of multiple ZNRD instructions channel 1 is accessed several times whereas channel 1 of the network module can only be used once for one instruction. In order to prevent the execution of several simultaneous instructions an interlock should be established through the read/write request signal and the operation completion device.

The execution and the completion of the ZNRD instruction is indicated via the communications directive flag (SB30) and the host station completion device (d2) as follows:

Communications directive flag
This flag is set during the execution of the ZNRD instruction. The flag is reset with the execution of the END instruction during the program scan the read operation was completed in.

Host station completion device
This device is set with the execution of the END instruction within the program scan the operation was completed in. The device is reset with the next END processing.

The following figure shows the operations of the host station during the execution of a ZNRD instruction:

${ }^{1}$ END processing
${ }^{2}$ Execution of the ZNRD instruction
${ }^{3}$ Completion of the operation
${ }^{4}$ Program of the host station
${ }^{5}$ ZNRD instruction
${ }^{6}$ Communications directive flag (SB30)
${ }^{7}$ Host station completion device set after completion of the operation (d2)
${ }^{8}$ One scan

The execution status and the completion status (normal, not normal) of the ZNRD instruction is indicated by the operation completion register of the ZNRD instruction (SW31) as follows:

For an errorfree (normal) completion of the operation the contents of register SW31 are 0.
For a faulty (not normal) completion of the operation the corresponding error code is stored in register SW31.

Refer to the MELSECNET/10 manual for QnA network systems for further details

## Operation Errors

In the following cases an operation error occurs and the error flag is set:

- The receive data length specified by n2 exceeds the relevant storage device range of s1 (error code 4101).
- The network with the number specified by Jn does not exist (error code 4102).
- The station with the number specified by n 1 does not exist (error code 4102).
- The receive data length specified by n2 does not range within 1 and 230 (error code 4100 ).


## Program <br> Example

JP.ZNRD
With leading edge from X0 the following program reads data from the registers D10 through D14 in station number 4. The read data is stored in the registers D200 through D204 in the host station. The host station and the object station are connected to network number 1.


### 8.7.2 ZNWR

## CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ |  |

## Devices

 MELSEC Q|  | Usable Devices |  |  |  |  |  |  |  |  | Error Flag | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10 Direct |  | Special Function ModuleU $\square \backslash \square \square$ | Index Register Zn | $\begin{aligned} & \text { Constant } \\ & \text { K, H (16\#) } \end{aligned}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| n1 | $\bullet$ | $\bullet$ | - | - | - | - | - | - | - | SMO | 12 |
| d1 | - | ${ }^{1}$ | - | - | - | - | - | - | - |  |  |
| s | - | - | - | - | - | - | - | - | - |  |  |
| n2 | - | $\bullet$ | $\bullet$ | - | - | - | - | $\bullet$ | - |  |  |
| d2 | - | - | $\bigcirc$ | - | - | - | - | - | - |  |  |

${ }^{1} \mathrm{~T}, \mathrm{C}, \mathrm{D}$, and W only
GX IEC
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| Jn | Network number for host station. $\boldsymbol{O}^{1}$ |  |
| n1 | Number of object station. | BIN 16-bit |
| d1 | First device of object station data is written to. |  |
| $s$ | First device of host station storing data to be written. |  |
| n2 | Send data length. | Device set ON for 1 scan after completion of instruction. |
| d2 |  |  |

NOTE •' Specify JO for the instruction applied in MELSECNET(IIII/B).

## Functions Writing data to other stations

## ZNWR Write instruction

The ZNWR instruction writes the number of data words specified by n 2 and stored in s in the host station to an object station in the MELSECNET/10. The object station number is specified in n 1 . The network number is specified in Jn.

After the completion of the operation the device specified in d2 is set.

${ }^{1}$ Host station
${ }^{2}$ Object station
${ }^{3}$ Network module
${ }^{4}$ Channel 1
${ }^{5}$ Channel 2
${ }^{6}$ Channel 8

The write operation can only be executed with an object station connected to the same MELSECNET/10 network as the host station.

The write operation from a local station can only be executed with a master station connected to the MELSECNET network.

The network number Jn can be designated between 1 and 239. The designation of network number $0(\mathrm{~J} 0)$ is similar to the designation in the MELSECNET system.

In the MELSECNET system the number of the object network (Jn) is fixed to 0 (J0). The object network numbers (Jn) 1 to 239 are used in the MELSECNET/10.
The station number $n 1$ may range from 1 to 64 .
In the MELSECNET/B system the station number may range from 1 to 31 .
The send data length n 2 (number of data words) may range from 1 to 230.
Write operations from other stations via ZNWR instruction can be performed by stations with AnU CPUs and QnA CPUs equally.
Both, host and object station use channel 2 of the network module for the execution of the ZNWR instruction. For the execution of multiple ZNWR instructions channel 2 is accessed several times whereas channel 2 of the network module can only be used once for one instruction. In order to prevent the execution of several simultaneous instructions an interlock should be established through the read/write request signal and the operation completion device.

The execution and the completion of the ZNWR instruction is indicated via the communications directive flag (SB32) and the host station completion device (d2) as follows:

Communications directive flag
This flag is set during the execution of the ZNWR instruction. The flag is reset with the execution of the END instruction during the program scan the read operation was completed in.

Host station completion device
This device is set with the execution of the END instruction within the program scan the operation was completed in. The device is reset with the next END processing.

The following figure shows the operations of the host station during the execution of a ZNWR instruction:

${ }^{1}$ END processing
${ }^{2}$ Execution of the ZNWR instruction
${ }^{3}$ Completion of the operation
${ }^{4}$ Program of the host station
${ }^{5}$ ZNWR instruction
${ }^{6}$ Communications directive flag (SB32)
${ }^{7}$ Host station completion device set after completion of the operation (d2)
${ }^{8}$ One scan

The execution status and the completion status (normal, not normal) of the ZNWR instruction is indicated by the operation completion register of the ZNWR instruction (SW33) as follows:

For an errorfree (normal) completion of the operation the contents of register SW33 are 0.
For a faulty (not normal) completion of the operation the corresponding error code is stored in register SW33.

## NOTE

Refer to the MELSECNET/10 manual for QnA network systems for further details.

## Operation <br> Errors

In the following cases an operation error occurs and the error flag is set:

- The send data length specified by n2 exceeds the relevant storage device range of s1 (error code 4101).
- The network with the number specified by Jn does not exist (error code 4102).
- The station with the number specified by $n 1$ does not exist (error code 4102).
- The send data length specified by n2 does not range within 1 and 230 (error code 4100).


## Program <br> Example

JP.ZNWR
With leading edge from X0 the following program writes data from the registers D300 through D303 from the host station to the registers D50 through D53 in station number 3. The host station and the object station are connected to network number 1.


### 8.7.3 LRDP

## CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  |  |  |  |

Devices
MELSEC A

${ }^{1}$ Refer to section "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.

GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Inst | List |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | LRDP | $\begin{aligned} & n 1 \\ & s \\ & d \\ & d \end{aligned}$ |  | LRDP_M | s.n1.n2.d |

Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| n1 | Number of local station. |  |
| s | Initial address of the data area in the local station to be read. |  |
| d | Address area of master station storing the read data. |  |
| n2 | Receive data length. |  |

## Functions Reading data from a local station

## LRDP Read instruction

The LRDP instruction reads data from a local station and stores it in a specified address area of the master station. The initial address of the data area to be read is specified by s. The number of data (1 to 32) is specified by n2. The number of the local station is specified in n 1 . The address area of the master station storing the read data is specified by d .
During the execution of the LRDP instruction the special relay M9200 in the master station is set. After completion of the instruction M9201 is set. Both special relays remain set after execution of the instruction. They must be reset through the sequence program.
Two or more LRDP instructions cannot be executed simultaneously. The LRDP instruction even cannot access a local station via an LWTP instruction at the same time.


NOTE The special relays M9200, M9201, M9202, and 9203 should be programmed as interlock and input condition for the LRDP or LWTP instruction to ensure that no other LRDP or LWTP instruction can be executed.

The execution result of the LRDP instruction is returned through the data value in D9200 (see table below):

| Data Value |  |
| :---: | :--- |
| LRDP <br> D9200 |  |
| 0 | Errorfree completion of instruction. |
| 2 | Operation error due to invalid addressing: <br> The addresses in $s$ and d exceed the relevant storage device range. <br> The value in n 1 exceeds the range of 1 to 64. <br> The value in n2 exceeds the range of 1 to 32. |
| 3 | The addressed local station is offline and not accessible |
| 4 | There is no local station at the specified station number (error processing). |

The following figure shows an interlock of the LRDP instruction:


Operation Errors

In the following cases an operation error occurs and the error flag is set:

- There is no local station at the number specified by n1 or the specified number exceeds the range of 1 to 64.
- The addresses in s and d exceed the relevant storage device range.
- The number of data specified by n 2 exceeds the range of 1 to 32 .
- The LRDP instruction is executed in the program of a local station.

NOTE If the CPU does not support data link operations or is set offline, the LRDP instruction will not be executed. No operation error occurs. However, M9200 is set.

Program
Example
Example

LRDP
The following program reads data from D3 through D8 in the local station 3 and stores it in D99 through D104 in the master station. After switching X3 ON M0 is set and the LRDP instruction is executed. With the beginning data transfer M9200 is set. When the transfer is completed, M9201 is set. The LRDP instruction will not be executed, if another LRDP or LWTP instruction is already executed. After completion of the transfer (M9201 is set) in the further course of the program M0, M9200, and M9201 are reset.

${ }^{1}$ One single execution

The contact corresponding to M1 should be converted into a pulse. Otherwise the LRDP instruction would not be executed completely.
The contact corresponding to MO should be set via a SET instruction. If an OUT or PLS instruction is programmed instead of the SET instruction, errors might occur with the execution of the LRDP instruction.

In order to prevent the simultaneous execution of two LRDP instructions an interlock must be established through the special relays M9200 and M9201.
If within the same program a local station is accessed via an LWTP instruction the special relays M9202 and M9203 must be programmed as an interlock in addition.

### 8.7.4 <br> LWTP

## CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  | 0 |  |  |

Devices
MELSEC A

${ }^{1}$ Refer to section "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.

GX IEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Inst | List |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | $\begin{aligned} & \mathrm{n} 1 \\ & \mathrm{~d} \\ & \mathrm{~s} \\ & \mathrm{n} 2 \end{aligned}$ |  | LINTP_M | s.n1.n2.d |

Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| n1 | Number of local station. |  |
| d | Address area of local station to be written to. | BIN 16-bit |
| s | Initial address of the data area in the master station to be written. |  |
| n2 | Send data length. |  |

## Functions Writing data to a local station

## LWTP Write instruction

The LWTP instruction writes data from a master station to a specified address area in a local station. The initial address of the data area to be written is specified by s. The number of data ( 1 to 32 ) is specified by n 2 . The number of the local station is specified by n 1 . The address area of the local station to be written to is specified by d .

During the execution of the LWTP instruction the special relay M9202 in the master station is set. After completion of the instruction M9203 is set. Both special relays remain set after execution of the instruction. They must be reset through the sequence program.

Two or more LWTP instructions cannot be executed simultaneously. The LWTP instruction even cannot access a local station via an LRDP instruction at the same time.


NOTE The special relays M9200, M9201, M9202, and 9203 should be programmed as interlock and input condition for the LRDP or LWTP instruction to ensure that no other LRDP or LWTP instruction can be executed.

The execution result of the LWTP instruction is returned through the data value in D9001 (see table below):

| Data Value <br> LWTP <br> D9201 | Meaning |
| :---: | :--- |
| 0 | Errorfree completion of instruction. |
| 2 | Operation error due to invalid addressing: <br> The addresses in s and d exceed the relevant storage device range. <br> The value in n1 exceeds the range of 1 to 64. <br> The value in n2 exceeds the range of 1 to 32. |
| 3 | The addressed local station is offline and not accessible |
| 4 | There is no local station at the specified station number (error processing). |

The following figure shows an interlock of the LWTP instruction:


Operation Errors

In the following cases an operation error occurs and the error flag is set:

- There is no local station at the number specified by n 1 or the specified number exceeds the range of 1 to 64.
- The addresses in s and d exceed the relevant storage device range.
- The number of data specified by n2 exceeds the range of 1 to 32 .
- The LWTP instruction is executed in the program of a local station.

NOTE If the CPU does not support data link operations or is set offline, the LWTP instruction will not be executed. No operation error occurs. However, M9202 is set.

## Program <br> Example

LWTP
The following program writes data from D99 through D104 in the master station to D3 through D8 in the local station 3. After switching X3 ON M0 is set and the LWTP instruction is executed. With the beginning data transfer M9202 is set. When the transfer is completed, M9203 is set. The LWTP instruction will not be executed, if another LWTP or LRDP instruction is already executed. After completion of the transfer in the further course of the program M0, M9202, and M9203 are reset.

${ }^{1}$ One single execution

NOTE The contact corresponding to M1 should be converted into a pulse. Otherwise the LWTP instruction would not be executed completely.
The contact corresponding to MO should be set via a SET instruction. If an OUT or PLS instruction is programmed instead of the SET instruction, errors might occur with the execution of the LWTP instruction.

In order to prevent the simultaneous execution of two LWTP instructions an interlock must be established through the special relays M9202 and M9203.
If within the same program a local station is accessed via an LRDP instruction the special relays M9200 and M9201 must be programmed as an interlock in addition.

### 8.7.5 RFRP

## CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  | 0 |  |  |

## Devices

MELSEC A

${ }^{1}$ Refer to section "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.

Devices MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | Error Flag | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10 Direct $\square$ |  | Special Function Module U $\square \mathbf{G} \square$ | $\begin{aligned} & \text { Index } \\ & \text { Register } \\ & \text { Zn } \end{aligned}$ | $\begin{aligned} & \text { Constant } \\ & \text { K, H (16\#) } \end{aligned}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| n1 | $\bullet$ | - | $\bullet$ | - | - | - | - | - | - | SM0 | 9 |
| d1 | - | ${ }^{1}$ | - | - | - | - | - | - | - |  |  |
| n2 | $\bigcirc$ | - | $\bigcirc$ | - | - | - | - | $\bullet$ | - |  |  |
| d2 | $\bullet$ | $\bullet$ | $\bullet$ | - | - | - | - | - | - |  |  |

${ }^{1}$ Link registers only
A series GXIEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC In | tion List |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC |  | n1 n2 d n3 |  | RFRP_M | n1. n2.n3.d |

QnA series GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC I | uction List |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | G.RFRP | $\begin{aligned} & \text { Un } 1 \\ & \mathrm{n} 1 \\ & \mathrm{~d} 1 \\ & \mathrm{n} 2 \\ & \mathrm{~d} 2 \end{aligned}$ |  | RFRP_U_M | Un, n1, n2, d1, d2 |

Variables

| Set Data |  |  |  |
| :--- | :--- | :--- | :--- |
| A <br> series | QnA <br> series | Meaning | Data Type |
| n1 | Un | Head I/O number for special function module in the remote I/O station. $\mathbf{O}^{1}$ | BIN 16-bit |
| n2 | n1 | First number of buffer memory in special function module storing data to be read. | Device <br> number |
| d | d1 | First number of link register in the host station storing read data. | BIN 16-bit |
| n3 | n2 | Receive data length. | Bit |
|  | d2 | Device set ON for 1 scan after completion of instruction. |  |

NOTE

- The head I/O number of the network unit for the host station must range within 0 and FEн. Note, that the compiler expects a hexadecimal number for Un. A decimal number will be converted into a hexadecimal value automatically.


## Functions Reading data from a remote station

## RFRP Read instruction

The RFRP instruction reads data from the buffer memory in a special function module in a remote station connected to the MELSECNET.
The number of data words to be read is specified by n 2 (A series $=\mathrm{n} 3$ ). The address area in the buffer memory is specified by n 1 onwards ( A series = n 2 ). The $\mathrm{I} / \mathrm{O}$ number of the connected special function module is specified by Un (A series = n1). The read data is stored in the link register specified by d1 onwards (A series $=\mathrm{d}$ ) in the master station.
After the completion of the read operation in the remote I/O station the device specified in d2 is set ( Q series only).

${ }^{1}$ Host station (master station)
${ }^{2}$ Data link module
${ }^{3}$ Special function module (Object station/remote I/O station)

NOTE Even if only a read operation is executed the address area in the link registers in d1 ( A series $=d$ ) must range within the MELSECNET parameterization of the remote and master station.

In the following the I/O numbers of the special function modules for the QnA series are described. These specifications are valid for the A series as well except for the value n which has to be replaced by $n 1$ (e.g. QnA series $=Y(n+E) \Rightarrow A$ series $=Y(n 1+E)$ ).
During the execution of the RFRP instruction the output $Y(n+E)$ is set. $X(n+1 E)$ will be set as soon as the instruction is completed. $\mathrm{Y}(\mathrm{n}+\mathrm{E})$ remains set after the execution completion and therefore has to be reset by the sequence program. The addressing applies automatically and must not be changed.

Read operations from remote I/O stations can be performed by a master station connected to the MELSECNET.


If the RFRP instruction cannot be executed due to an error in the addressed special function module, $X(n+1 D)$ will be set. In this case the according module should be checked. $X(n+1 D)$ is reset once $Y(n+D)$ is set.

The head I/O number of special function modules specified by Un in 4-digit format is stored in the upper 3 places. For example, the addresses X/Y0200 are specified 20 (QnA series only).

NOTE Refer to the manual for the corresponding special function module for further information on the valid address range of the buffer memory in special function modules specified by $n 1$ ( $A$ series $=n 2$ ).

The receive data length (number of data words) specified by $n 2(A$ series $=n 3)$ may range from 1 to 16.

The address area of the link register in $\mathrm{d} 1(\mathrm{~A}$ series $=\mathrm{d})$ must range within the link parameter range of the remote and the master station.
The range of the link register Wxxx between master and remote station must be differentiated precisely. The number of link register addresses used by the operating system equals the number of special function modules contained in the remote stations of a network. The range available for data storage is the parameter range minus the link register addresses used by the operating system.
The example illustrated below shows the different areas of a link register. The area between master and remote station is specified W050 through W118 (A series = W09F) in the parameters. In this area 2 special function modules are allocated so the first two link registers W50 and W51 (2 addresses) are engaged by the operating system of the CPU. The available area for data storage therefore ranges from W52 to W118 (A series = W09F).

${ }^{1}$ Range engaged by link parameters
${ }^{2}$ Used by the system
${ }^{3}$ Number of registers for the corresponding number of special function modules
${ }^{4}$ Range available for programming

The RFRP and RTOP instructions cannot be executed from several locations simultaneously by the same special function module. A simultaneous execution from two or more locations is prevented through a handshake of the two active stations.
The inputs and outputs $X(n+1 E)$ and $Y(n+E)$ should be programmed as interlock to ensure that no other RFRP or RTOP instruction can be executed.

The host station completion device (d2) is set with the execution of the END instruction within the program scan the read operation was completed in. The device is reset with the next END processing (QnA series only).

The MELSEC A series supplies numerous special registers for data transfer in the MELSECNET that register various communication states. For example, the status of the remote I/O stations is registered through the special registers D9228 through D9231. Parameter access is evaluated through the special registers M9224 through M9227 (A series only).
The following figure shows the operations of the host station during the execution of an RFRP instruction:

${ }^{1}$ END processing
${ }^{2}$ Execution of the RFRP instruction
${ }^{3}$ Completion of the operation
${ }^{4}$ Program of the host station
${ }^{5}$ RFRP instruction
${ }^{6}$ Host station completion device set after completion of the operation (d2) (QnA series only)
${ }^{7}$ One scan

Operation In the following cases an operation error occurs and the error flag is set:

## Errors

- The I/O number specified by Un (A series $=\mathrm{n} 1$ ) is not that of a remote I/O station (QnA series = error code 4102).
- The I/O number specified by $\mathrm{n} 1(\mathrm{~A}$ series $=\mathrm{n} 2)$ is not the head $\mathrm{I} / \mathrm{O}$ number of a special function module (QnA series = error code 4102).
- The number of addresses specified by n2 (A series $=n 3$ ) exceeds the address range specified from d1 onwards (A series = d, W0 through W3FF) (QnA series = error code 4101).
- The network specified by Un (A series = n 1 ) does not exist (error code 2413).
- The value specified for n2 (A series $=\mathrm{n} 3$ ) exceeds the range of 1 to 16 (error code 4100 ).


## Program <br> Example

RFRP (A series)
The following program reads data from 10 successive addresses beginning at address 10 from a special function module (e.g. A68AD). The module is located at the second remote station. The addresses range from 140 through 15F. The read data is stored in the link registers W52 through W61 in the master station.
After switching X3 ON MO is set and the RFRP instruction is executed. With the beginning data transfer $\mathrm{Y}(\mathrm{n} 1+\mathrm{E})=\mathrm{Y} 14 \mathrm{E}$ is set. When the data transfer is completed $\mathrm{X}(\mathrm{n} 1+1 \mathrm{E})=\mathrm{X} 15 \mathrm{E}$ is set. The RFRP instruction is not executed, if another RFRP or RTOP instruction is already executed.

${ }^{1}$ One single execution

NOTE The contact corresponding to M1 should be converted into a pulse. Otherwise the RFRP instruction would not be executed completely.

The contact corresponding to MO should be set via a SET instruction. If an OUT or PLS instruction is programmed instead of the SET instruction, errors might occur with the execution of the RFRP instruction.
In order to prevent the simultaneous execution of two RFRP instructions an interlock must be established through the output Y14E and the input X15E.

If within the same program this station is accessed via an RTOP instruction the output Y14F and the input X15F must be programmed as an interlock in addition.

### 8.7.6 RTOP

## CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  |  |  |  |

## Devices

MELSEC A

${ }^{1}$ Refer to section "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.

Devices MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | Error Flag | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10 Direct $\square$ |  | Special Function Module | Index Register Zn | $\begin{aligned} & \text { Constant } \\ & \text { K, H (16\#) } \end{aligned}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| n1 | - | - | - | - | - | - | - | - | - | SM0 | 9 |
| s | - | ${ }^{1}$ | - | - | - | - | - | - | - |  |  |
| n2 | - | $\bullet$ | $\bullet$ | - | - | - | - | - | - |  |  |
| d | - | $\bigcirc$ | $\bullet$ | - | - | - | - | $\bullet$ | - |  |  |

${ }^{1}$ Link registers only
A series GXIEC Developer


QnA series GXIEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC In | ction List |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | G.RTOP | $\begin{aligned} & \text { Un } \\ & \text { n1 } \\ & s \\ & \text { n2 } \\ & \text { d1 } \end{aligned}$ |  | RTOP_U_M | Un, n1, s.n2.d1 |

Variables

| Set Data |  |  |  |
| :--- | :--- | :--- | :--- |
| A <br> series | QnA <br> series | Meaning | Data Type |
| n1 | Un | Head I/O number for special function module in the remote I/O station. $\mathbf{O}^{1}$ | BIN 16-bit |
| n2 | n1 | First number of buffer memory in special function module storing written data. |  |
| s | s | First number of link register in the host station storing data to be written. | Device <br> number |
| n3 | n2 | Send data length. | BIN 16-bit |
|  | d | Device set ON for 1 scan after completion of instruction. | Bit |

NOTE

- ${ }^{1}$ The head I/O number of the network unit for the host station must range within 0 and FEн. Note, that the compiler expects a hexadecimal number for Un. A decimal number will be converted into a hexadecimal value automatically.


## Functions Writing data to a remote station

 RTOP Write instructionThe RTOP instruction writes data to the buffer memory in a special function module in a remote station connected to the MELSECNET.
The number of data words to be written is specified by $n 2$ (A series $=n 3$ ). The address area in the buffer memory is specified by n 1 onwards ( A series $=\mathrm{n} 2$ ). The $\mathrm{I} / \mathrm{O}$ number of the connected special function module is specified by Un (A series $=n 1$ ). The data to be written is stored in the link register specified by $s$ in the master station.

After the completion of the write operation in the remote I/O station the device specified in $d$ is set (QnA series only).


[^103]NOTE Even if only a write operation is executed the address area in the link registers in s must range within the MELSECNET parameterization of the remote and master station.

In the following the I/O numbers of the special function modules for the QnA series are described. These specifications are valid for the A series as well except for the value $n$ which has to be replaced by $n 1$ (e.g. QnA series $=Y(n+F) \Rightarrow A$ series $=Y(n 1+F)$ ).
During the execution of the RTOP instruction the output $Y(n+F)$ is set. $X(n+1 F)$ will be set as soon as the instruction is completed. $Y(n+F)$ remains set after the execution completion and therefore has to be reset by the sequence program. The addressing applies automatically and must not be changed.
Write operations to remote I/O stations can be performed by a master station connected to the MELSECNET.

${ }^{1}$ Station, executing the RTOP instruction (master station)
${ }^{2}$ Write operation of the data to the special function module
${ }^{3}$ Remote I/O station

If the RTOP instruction cannot be executed due to an error in the addressed special function module, $X(n+1 D)$ will be set. In this case the according module should be checked. $X(n+1 D)$ is reset once $Y(n+D)$ is set.

The head I/O number of special function modules specified by Un in 4-digit format is stored in the upper 3 places. For example, the addresses X/Y0200 are specified 20 (QnA series only).

NOTE Refer to the manual for the corresponding special function module for further information on the valid address range of the buffer memory in special function modules specified by $n 1$ ( $A$ series $=n 2$ ).

The send data length (number of data words) specified by n2 (A series $=n 3$ ) may range from 1 to 16.

The range of the link register Wxxx between master and remote station must be differentiated precisely. The number of link register addresses used by the operating system equals the number of special function modules contained in the remote stations of a network. The range available for data storage is the parameter range minus the link register addresses used by the operating system.
The example illustrated below shows the different areas of a link register. The area between master and remote station is specified W050 through W118 (A series $=$ W09F) in the parameters. In this area 2 special function modules are allocated so the first two link registers W50 and W51 (2 addresses) are engaged by the operating system of the CPU. The available area for data storage therefore ranges from W52 to W118 (A series = W09F).


The RTOP and RFRP instructions cannot be executed from several locations simultaneously by the same special function module. A simultaneous execution from two or more locations is prevented through a handshake of the two active stations.

The inputs and outputs $X(n+1 F)$ and $Y(n+F)$ should be programmed as interlock to ensure that no other RTOP or RFRP instruction can be executed.
The host station completion device (d) is set with the execution of the END instruction within the program scan the write operation was completed in. The device is reset with the next END processing (QnA series only).

The MELSEC A series supplies numerous special registers for data transfer in the MELSECNET that register various communication states. For example, the status of the remote I/O stations is registered through the special registers D9228 through D9231. Parameter access is evaluated through the special registers M9224 through M9227 (A series only).
The following figure shows the operations of the host station during the execution of the RTOP instruction:

${ }^{1}$ END processing
${ }^{2}$ Execution of the RTOP instruction
${ }^{3}$ Completion of the operation
${ }^{4}$ Program of the host station
${ }^{5}$ RTOP instruction
${ }^{6}$ Host station completion device set after completion of the operation (d) (QnA series only)
${ }^{7}$ One scan

Operation Errors

In the following cases an operation error occurs and the error flag is set:

- The I/O number specified by Un (A series $=\mathrm{n} 1$ ) is not that of a remote I/O station (QnA series = error code 4102).
- The I/O number specified by $\mathrm{n} 1(\mathrm{~A}$ series $=\mathrm{n} 2)$ is not the head I/O number of a special function module (error code 4102).
- The number of addresses specified by n2 (A series $=n 3$ ) exceeds the address range specified from d1 onwards (A series $=d$, W0 through W3FF) (QnA series $=$ error code 4101).
- The network specified by Un (A series $=n 1$ ) does not exist (error code 2413).
- The value specified for n2 $($ A series $=n 3)$ exceeds the range of 1 to 16 (error code 4100$)$.

Program
Example
Example

RTOP (A series)
The following program writes data from from the link registers W52 through W61 in the master station to 10 successive addresses in a special function module (e.g. A68AD). The module is located at the second remote station. The addresses range from 140 through 15F. The written data is stored in the address area beginning with address number 10.
After switching X3 ON MO is set and the RTOP instruction is executed. With the beginning data transfer $Y(n 1+F)=Y 14 F$ is set. When the data transfer is completed $X(n 1+1 F)=X 15 F$ is set. The RTOP instruction is not executed, if another RTOP or RFRP instruction is already executed. After completion of the transfer in the further course of the program MO and Y 14 F are reset.

${ }^{1}$ One single execution

NOTE The contact corresponding to M1 should be converted into a pulse. Otherwise the RTOP instruction would not be executed completely.
The contact corresponding to MO should be set via a SET instruction. If an OUT or PLS instruction is programmed instead of the SET instruction, errors might occur with the execution of the RTOP instruction.
In order to prevent the simultaneous execution of two RTOP instructions an interlock must be established through the output $Y 14 F$ and the input X15F.

If within the same program this station is accessed via an RFRP instruction the output Y14E and the input X15E must be programmed as an interlock in addition.

### 8.8 Reading and writing routing information

These instructions read and write routing information. The routing parameters comprise network and station number of the relay station and the station number of the routing station.

| Function | MELSEC Instruction <br> in <br> MELSEC Editor | MELSEC Instruction <br> in <br> IEC Editor |
| :---: | :---: | :---: |
| Read <br> routing information | Z.RTREAD | RTREAD_M |
|  | ZP.RTREAD | RTREADP_M |
|  | Z.RTWRITE | RTWRITE_M |
|  | ZP.RTWRITE | RTWRITEP_M |

### 8.8.1 RTREAD

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\boldsymbol{\bullet}^{1}$ |

${ }^{1}$ Not available for Q00JCPU, Q00CPU and Q01CPU

Devices MELSEC Q


GXIEC
Developer
(QnA CPU)

| MELSEC Instruction List |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: |
| MELSEC | Z.RTREAD $\quad$$n$ <br> $d$ |  | RTREAD_M n.d |

GX
Developer (QnA CPU)


GX Developer (System Q CPU)


Variables

| Set Data | Meaning | Data Type |  |
| :--- | :--- | :--- | :--- |
|  |  | MELSEC | IEC |
| n | Destination network of transmission (1 to 239). | BIN 16-bit | ANY16 |
| d | First number of device storing read routing information. | Device <br> number | Array [1..3] of <br> ANY16 |

## Functions Reading routing information

## RTREAD Read instruction

The RTREAD instruction reads the routing information from the destination network specified by n . The routing information is stored in routing parameters. The read routing information is stored from d+0 (Array_d[1]) onwards.

If no data is specified for the transmission the value 0 is written to the devices specified from d on (Array_d[1] through Array_d[3]).
The figure below shows the contents specified from d+0 (Array_d[1]) on:

| d+0 | 1 | (1-239) | ${ }^{1}$ Network number of relay station |
| :---: | :---: | :---: | :---: |
| d+1 | 2 | (1-64) | 2 Station number of relay station |
| d+2 | 3 | (1-64) | number of routing station |

## Operation <br> In the following cases an operation error occurs and the error flag is set: <br> - The data value specified for $n$ does not range within 1 and 239 (error code 4100).

## Program <br> Example

## Z.RTREAD

While X0 is set, the following program reads the routing information from the network (11) specified by D0 and stores the data in D1 through D3 (var_D1[1] through var_D1[3]).

| MELSEC Instruction List |  |  | Ladder Diagram |  |  |  | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | $\begin{aligned} & \text { LD } \\ & \text { Z.RTREAD } \end{aligned}$ |  |  |  |  |  | $\begin{aligned} & \text { LD } \\ & \text { RTREAD_M } \end{aligned}$ | $\begin{aligned} & x 0 \\ & 00 . \text { var_D1 } \end{aligned}$ |
| 1 |  |  |  |  |  |  |  |  |
|  |  |  |  | 3 | 4 |  | 6 |  |
| D1 | 10 |  |  | 1 | 10 |  | 2 |  |
| D2 | 3 |  |  | 2 | 10 |  | 2 |  |
| D3 | 2 |  |  | 3 | 10 |  | 2 |  |

${ }^{1}$ Operation
${ }^{2}$ Contents of routing parameter settings
${ }^{3}$ Network number of destination network for transmission
${ }^{4}$ Network number of relay station
${ }^{5}$ Station number of relay station
${ }^{6}$ Station number of routing station

NOTE This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 8.8.2 RTWRITE

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\boldsymbol{\bullet}^{1}$ |

${ }^{1}$ Not available for Q00JCPU, Q00CPU and Q01CPU
Devices MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { Error } \\ & \text { Flag } \end{aligned}$ | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10 Direct J $\square \square$ |  | Special <br> Function Module U $\square$ G | $\begin{gathered} \text { Index } \\ \text { Register } \\ \text { Zn } \end{gathered}$ | $\begin{aligned} & \text { Constant } \\ & \mathrm{K}, \mathrm{H}(16 \#) \end{aligned}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| n | - | - | - | - | - | - | - | - | - |  |  |
| s | - | - | $\bigcirc$ | - | - | - | - | - | - |  | 8 |

GXIEC
Developer
(QnA CPU)

| MELSEC Instruction List |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: |
| MELSEC | $\begin{array}{cc}\text { Z.RTURITE } \\ & n \\ s\end{array}$ |  | RTWRRITEM $\quad$ n, s |

GX
Developer (QnA CPU)


GX
Developer (System Q CPU)


Variables

| Set Data | Meaning | Data Type |  |
| :--- | :--- | :--- | :--- |
|  |  | MELSEC | IEC |
| $n$ | Destination network of transmission (1 to 239). | BIN 16-bit | ANY16 |
| $s$ | First number of device storing routing information to be written. | Device <br> number | Array [1..3] of <br> ANY16 |

## Functions Writing routing information

## RTWRITE Write instruction

The RTWRITE instruction writes the routing information to the destination network specified by n . The routing information is stored in routing parameters. The read routing information is stored from s+0 (Array_s[1]) onwards.
If data for the destination network is set in the routing parameters, it is used to refresh the data stored from s+0 (Array_s[1]) on.
The figure below shows the contents specified from s+0 (Array_d[1]) on:

| s+0 | 1 | (1-239) | ${ }^{1}$ Network number of relay station <br> ${ }^{2}$ Station number of relay station <br> ${ }^{3}$ Station number of routing station |
| :---: | :---: | :---: | :---: |
| s+1 | 2 | (1-64) |  |
| s+2 | 3 | (1-64) |  |

Operation
In the following cases an operation error occurs and the error flag is set:

## Errors

- The data value specified for $n$ does not range within 1 and 239 (error code 4100).
- The data specified by s exceed the relevant ranges (error code 4100 ).


## Program <br> Example

## Z.RTWRITE

While X0 is set, the following program writes the routing information stored in D1 through D3 (var_D1[1] through var_D1[3]) as routing parameters to the network (1) specified by D0.


[^104]NOTE This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

## 9 Instructions for System Q CPUs

The following instructions are only available for a CPU of the System Q.

| Function | MELSEC-Instruction in MELSEC-Editor | MELSEC-Instruction in IEC-Editor |
| :---: | :---: | :---: |
| Reading module information | UNIRD | UNIRD_M |
|  | UNIRDP | UNIRDP_M |
| Debugging and failure diagnosis instructions | TRACE | TRACE_M |
|  | TRACER | TRACER_M |
| Writing to and reading from a file | FWRITE | FWRITE_M |
|  | FREAD | FREAD_M |
| Program instructions | PLOADP | PLOADP_M |
|  | PUNLOADP | PUNLOADP_M |
|  | PSWAPP | PSWAPP_M |
| Data transfer instructions | RBMOV | RBMOV_M |
|  | RBMOVP | RBMOVP_M |

To the System Q CPUs from function version B (Q02CPU, Q02HCPU, Q06HCPU, Q12HCPU and Q25HCPU) the following instructions for use in a multi-CPU system are added:

| Function | MELSEC-Instruction <br> in <br> MELSEC-Editor | MELSEC-Instruction <br> in <br> IEC-Editor |
| :---: | :---: | :---: |
| Write to CPU shared memory of host <br> station | S.TO | TO_S_M |
|  | S.TOP | TO_SP_M |
| Read from CPU shared memory of <br> another station | FROM | FROM_M |
|  | FROMP | FROMP_M |

### 9.1 Reading Module Information

### 9.1.1 UNIRD, UNIRDP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | $\bullet$ |

Devices
MELSEC Q


GX IEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC | UNIRD | $\begin{aligned} & \mathrm{n} 1 \\ & \mathrm{~d} \\ & \mathrm{n} 2 \end{aligned}$ |  | UNIRD_M n1, n2,d |

GX
Developer


Variables

| Device | Meaning | Data Type |
| :--- | :--- | :--- |
| n1 | Value obtained by dividing the head I/O number of the module from which module <br> information is read by $16\left(0\right.$ bis $\left.\mathrm{FF}_{\mathrm{H}}\right)$. | BIN 16-Bit |
| d | Head number of the device which stores module information. | Device name |
| n2 | Number of points of read data $(0$ bis 256$)$. | BIN 16-Bit |

## Functions Reading module information

## UNIRD Read instruction

The UNIRD instruction reads the module information starting at the head I/O address, which is specified by n 1 and stores the data at the address which is specified by d . The number of points is specified by n 2 . The value for n 1 is calculated by dividing the head I/O number of the module by 16 .
With the UNIRD instruction it is possible to read the statuses of the actually installed modules instead of the module type designated by I/0 assignment.

NOTE
The value of $n 1$ is consists of the higher three digits of the head I/O number of the slot from which the module information is read. The head I/O number is expressed in 4 digits in hexadecimal notation.


- To read data from this module K 4 or H 4 is specified by n 1 .

The details of the module information are described as follows:

|  | 15 | 14 | 13 | 12 | 1 | 1 | 10 |  |  | 8 |  | 7 |  | 6 | 5 | 4 | 3 |  | 2 | 1 | 0 | bit |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Individual module information |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |


| Bit | Item | Meaning |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Number of I/O points | $\begin{array}{\|l\|l\|} \hline 000: 16 \\ \text { 100: } 128 \end{array}$ | $\begin{aligned} & \text { 001: } 32 \\ & \text { 101: } 256 \end{aligned}$ | $\begin{aligned} & \text { 010: } 48 \\ & \text { 110: } 512 \end{aligned}$ | $\begin{aligned} & \text { 011: } 64 \\ & \text { 111: } 1024 \end{aligned}$ |
| 1 |  |  |  |  |  |
| 2 |  |  |  |  |  |
| 3 4 5 | Module type | 000: Input module001: Output module 010: I/O mixed module011: Intelligent function module |  |  |  |
| 6 | External power supply status (For future expansion) | ON: External power supply is connected OFF:External power supply is not connected |  |  |  |
| 7 | Fuse status | ON: Blown fuse OFF:Normal, no blown fuse |  |  |  |
| 8 | Vacant |  |  |  |  |
| 9 | Light/medium error status | ON: Light/medium error has occurred OFF:Normal |  |  |  |
| 10 | Module error status | 00: No module error01: Light error 10: Medium error11: Serious error |  |  |  |
| 11 |  |  |  |  |  |  |  |  |
| 12 | Module standby status | ON:Normal OFF:Module error occurred |  |  |  |
| 13 | Vacant |  |  |  |  |
| 14 | A-/Q-Modul | ON:The module is a A-series module OFF:The module is a Q-series module |  |  |  |
| 15 | Module installation status | ON: Modules are installed OFF: No Modules are installed |  |  |  |

Operation
Errors

In the following cases an operation error occurs and the error flag is set:

- A value outside the relevant value range ( 0 through $F F_{H}$ ) is specified in $n 1$ (error code 4100 ).
- A value outside the relevant value range ( 0 through $\mathrm{FF}_{\mathrm{H}}$ ) is specified in n 2 (error code 4100 ).
- The sum of n1 and n2 is larger than 256 (error code 4100).


## Program

Example

UNIRD
The following program stores the informations of the modules with the $\mathrm{I} / \mathrm{O}$ numbers $10_{\mathrm{H}}$ through $2 \mathrm{~F}_{\mathrm{H}}$ to D0 and D1, when X10 is turned ON.


In this program example the module information is stored in D0 and D1. Readout results can be:

- For a 32-point intelligent function module of the System Q. With a 48- or 64-point module the same contents as stored in D1 is stored in D2 or D2 and D3 respectively.

- For a 32-point intelligent function module of the System Q. With a 48- or 64-point module the same contents as stored in D1 is stored in D2 or D2 and D3 respectively.

D0


All bits are set to "0"since a A series module does not store information

Module for A series

Module is connected

D1
 Module is connected at latter 16 points of the 32-point module.

- Module information for a vacant slot:

D0


All bits are "0" for a vacant slot

### 9.2 Debugging and failure diagnosis instructions

### 9.2.1 TRACE, TRACER

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | $\boldsymbol{\bullet}^{1}$ |

${ }^{1}$ Not available for Q00JCPU, Q00CPU and Q01CPU

Devices
MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | Error Flag | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | FileRegister | $\begin{gathered} \text { MELSECNET/10 } \\ \text { Direct J } \square \square \end{gathered}$ |  | Special Function Module U $\square$ G $\square$ | Index Register Zn | Constants K, H (16\#) | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
|  | - | - | - | - | - | - | - | - | - | - | 1 |

GX IEC
Developer

| MELSEC Instruction List |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: |
| MELSEC | trace <br> TRACER | $\begin{gathered} \text { TRACE M } \\ \text { EN } \\ \text { ENO } \end{gathered}$ | TRACE_M <br> TRACER M |
|  |  | $-\mathrm{EN}^{\mathrm{TRACER}} \mathrm{M}_{\mathrm{ENO}}$ |  |

GX
Developer


Variables

| Set data | Meaning | Data Type |
| :---: | :--- | :---: |
| - | - | - |

## Functions Trace set and trace reset

## TRACE Trace set

The TRACE instruction stores the trace data designated by a peripheral device in the trace file in the memory card by the designated number when SM800, SM801, and SM802 turn ON. When the TRACE instruction is executed, SM803 turn ON. The sampling is repeated by the specified number of sampling trace after the TRACE instruction, then, data is latched and the trace is stopped.

The sampling is stopped if SM801 goes OFF during the trace execution.
After the TRACE instruction is executed and the trace is completed, SM805 turn ON.
During the execution of the TRACE instruction, other TRACE instructions are ignored. After the TRACE instruction is executed, the TRACE instruction is enabled again.

## TRACER Trace reset

The TRACER instruction resets the TRACE instruction and the flags SM803 through SM805. After the TRACER instruction is executed, the TRACE instruction is enabled again.

NOTE Please refer to the System Q CPU (Q mode) User's Manual (Functions/programming fundamentals) for more informations about trace.
Please refer to the operating manuals for the GX Developer and GX IEC Developer for the execution of the trace with peripheral devices.

Program
Example
TRACE, TRACER
The following program executes the TRACE instruction when X 0 is turned ON . When X 1 is turned ON, the TRACE instruction is reset by the TRACER instruction.


### 9.3 Writing to and reading from files

### 9.3.1 FWRITE

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | $\boldsymbol{Q}^{1}$ |

${ }^{1}$ Not available for Q00JCPU, Q00CPU and Q01CPU

Devices MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | Error Flag | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10 Direct $\square$ |  | Special Function Module U■G $\square$ | $\begin{gathered} \text { Index } \\ \text { Register } \\ \text { Zn } \end{gathered}$ | Constants <br> K, H (16\#) | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s0 | $\bullet$ | $\bullet$ | $\bullet$ | - | - | - | - | - | - | SM0 | 11 |
| d0 | - | - | - | - | - | - | - | - | - |  |  |
| s1 | - | - | - | - | - | - | - | - | - |  |  |
| s2 | - | - | - | - | - | - | - | - | - |  |  |
| d1 | -* | -* | ${ }^{*}$ | - | - | - | - | - | - |  |  |

* Local devices and the devices designated for individual programs cannot be used.

GX IEC Developer

| MELSEC Instruction List |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: |
| MELSEC | $\begin{array}{ll}\text { SP.FWRITE } & u 0 \\ & \text { s0 } \\ & d 0 \\ & s 1 \\ & s 2 \\ & d 1\end{array}$ |  | FWRITE_M s0, s1, s2, d0, d1 |

GX
Developer


Variables

| Set data | Meaning |  |  | Setting Range | Set By | Data <br> Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| u0 | Dummy |  |  | - | - |  |
| s0 | Drive designation. <br> Only the drive with ATA card can be designated (drive 2). A memory card (ROM) or standard RAM/ROM cannot be designated. |  |  | 2 | User | BIN 16-bit |
| d0 | Head number of the device storing the control data. The following control data is required. |  |  |  |  |  |
|  | Set data | Item | Meaning/Set Data | Setting Range | Set By |  |
|  | (d0) | Execution type | Specifies the execution type: <br> $0000_{\mathrm{H}}$ : Write binary data <br> 0100 H : Write data after conversion into CSV format | $\begin{aligned} & 0000_{\mathrm{H}} \\ & 0100_{\mathrm{H}} \end{aligned}$ | User |  |
|  | (d0)+1 | (Reserved) | Used by system | - | System |  |
|  | (d0)+2 | Writing result (Number of written data) | Contains the number of actually written data. The unit for the value is determined by word/byte unit designation. | - | System |  |
|  | (d0)+3 | Not used | - | - | - |  |
|  |  |  | Sets the location in the file to start writing when binary data is selected ( $\mathrm{dO}=0000_{\mathrm{H}}$ ). <br> $00000000_{\mathrm{H}}$ : From the beginning of the file $00000001_{\mathrm{H}}$ to FFFFFFFFE $_{\mathrm{H}}$ : From the specified address. The unit for the value is determined by word/byte unit designation. |  |  | BIN 16-bit |
|  | $\begin{aligned} & (\mathrm{d} 0)+4 \\ & (\mathrm{~d} 0)+5 \end{aligned}$ | Location in file | FFFFFFFFF $_{\mathrm{H}}$ : Add to the ending of the file. <br> When data writing after CSV format conversion is selected ( $\mathrm{d} 0=$ 0100 ${ }_{\mathrm{H}}$ ): <br> For a CPU whose serial number is "01111" or earlier in the upper 5 digits, always set the beginning of the file $\left(00000000_{\mathrm{H}}\right)$. <br> For a CPU whose serial number is "01112" or later set the file position. <br> $00000000_{\mathrm{H}}$ to $\mathrm{FFFFFFFE}_{\mathrm{H}}$ : <br> From the beginning of the file. <br> FFFFFFFFF $_{H}$ : Add to the ending of the file. | $\begin{gathered} 00000000_{\mathrm{H}} \\ \text { to } \\ \text { FFFFFFFF } \end{gathered}$ | User | - |
|  | (d0)+6 | Number of columns | Sets the number of columns to write data in CSV format. <br> 0 : : No column setting. Data is shown in a single row. <br> $>0$ : Data is shown in the specified number of columns | 0 to 65535 | User |  |
|  | (d0)+7 | Word/Byte designation | 0 : Word <br> 1: Byte | 0, 1 | User |  |

## Variables

| Set data | Meaning |  |  | Setting Range | Set By | Data Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| s1 | Head number of the device storing a file name. |  |  |  |  | BIN 16-bit |
|  | Set data | Item | Meaning/Set Data | Setting Range | Set By |  |
|  | $\begin{aligned} & (\mathrm{s} 1)+1 \text { to } \\ & (\mathrm{s} 1)+\mathrm{n} \end{aligned}$ | File name | The file name consists of up to 8 characters + period + extension (for example: ABD.BIN). The extension can be omitted. In this case, the period (,.,") can also be omitted. <br> When more than 8 characters are used, the extension is ignored regardless of its presence. The Extension „BIN" or "CSV" is assigned automatically. | Character string | User |  |
| s2 | Head number of the device storing the data. |  |  |  |  | BIN 16-bit |
|  | Set data | letm | Meaning/Set Data | Setting Range | Set By |  |
|  | (s2) | Number of data to be written | Sets the number of data to be written (in units of words). This number should be designated in the unit of words even when byte is selected in (d0)+7. | 1 to 480 | User |  |
|  | $\begin{aligned} & (\mathrm{s} 2)+1 \text { to } \\ & (\mathrm{s} 2)+\mathrm{n} \end{aligned}$ | Data to be written | Data requested to be written. | $\begin{gathered} 0000_{\mathrm{H}} \text { to } \\ \mathrm{FFFF}_{\mathrm{H}} \end{gathered}$ |  |  |
| d1 | Bit device that goes ON after the execution of the FWRITE instruction. When an error occurs, (d1)+1 goes ON. |  |  |  |  | Bit |
|  | Set data | Item | Meaning/Set Data | Setting Range | Set By |  |
|  | (d1) | Completion signal | Indicates the completion of the FWRITE instruction. <br> ON: Completed OFF: Not completed | - | System |  |
|  | (d1)+1 | Error completion signal | Indicates whether the FWRITE instruction is normally completed or abnormally completed. <br> ON: Error completion <br> OFF: Normal completion | - |  |  |

NOTE
The data written in CSV format is expressed as decimal value by the programming software. For example, the character „A" ( $41_{H}$ ) is written as 65. Die available range is from -32768 to 32767.

## Functions Writing data to a designated file

## FWRITE Write data

The WRITE instruction writes a specified number of data to the ATA card. The user can select whether to write data as binary data without any conversion or to convert binary data into CSVformat data before writing it.

The completion signal bit device (d1)+0 automatically turns ON after the completion of the FWRITE instruction is detected and the END instruction is executed. The bit device turns OFF at the execution of the END instruction in the next scan.
This bit device can be used as the execution completion flag for the FWRITE instruction.
When the FWRITE instruction is completed abnormally, the error completion device (d1)+1 turns ON/OFF in synchronization with the execution completion flag (d1)+0. This bit device can be used as error completion flag for the FWRITE instruction.
SM721 is on during the execution of the FWRITE instruction. SM721 is also used by other instruction such as S.FREAD, COMRD and PRC. The FWRITE instruction cannot be started while SM721 is ON. If an attempt is made, no processing is performed.
When an error is detected prior to the execution of the instruction (before SM721 goes ON), the execution completion device [(d1)+0], the error completion device [(d1)+1] and SM721 do not turn ON.

The unit for the number of data to be written [(s2)+0] is „word", regardless of the setting in (d0)+7 (word/byte designation).


## Writing of binary data:

If the extension of the object file is omitted, ,..BIN" is added as an extension.
When the designated file does not exist, a new file is created and the data is added and saved from the beginning of the file. The attributes of this new file are set using archive attributes.

When the size of the data exceeds that of the existing area in the file during the writing, the excess data is added at the end of the file.

An error occurs if the designated location in the file is larger than the file size. A CPU with the serial number 01111 or earlier (the upper 5 digits) will issue a error code. A CPU bearing the serial number 01112 will not write any data and will complete the instruction without an error message.
When the medium runs out of free space when data is added/saved, an error occurs. In such a case, the data that is sucessfully added/saved remains in the medium. The error completion is indicated after as much data as possible is added/saved.

## Writing of data after CSV format conversion

If the extension of the object file is omitted, ,.CSV" is added as an extension.
When an existing file is designated and a CPU with the serial number 01111 or earlier (the upper 5 digits) is used, all the contents of the file is deleted and the designated data is saved starting from the beginning of the file.
A later CPU (serial number 01112 or later in the upper 5 digits) will react depending of the value written in (d0)+4 and (d0)+5, when an existing file is designated:
When other than FFFFFFFFH is specified in ( d 0 ) +4 and ( d 0 ) +5 , the file contents will be deleted and the data will be stored from the beginning of the file. When FFFFFFFFFH is specified in $(\mathrm{d} 0)+4$ and $(\mathrm{d} 0)+5$, the data is added to the end of the file.

When the designated file does not exist, a new file is created and the data is added/saved from the beginning of the file. The attributes of this new file are set using archive attributes.
An error occurs when the medium runs out of free space when data is added/saved. In such a case, the data that is sucessfully added/saved remains in the medium. The error completion is indicated after as much data as possible is added/saved.
When the designated number of columns is „0", the data is stored as single-row data in a CSVformat file. The figure on the following page indicates such a case:


When data is written after CSV format conversion and the designated number of columns is other than "0", the data is stored as table data with the specified number of columns in a CSV format file. The following figure shows an example:


The following two figures are showing examples of writing data with a CPU whose serial number is „01112" (upper 5 digits).

Settings::
CSV format, 4 columns, Word data, Location in file: OH (a new file is created)


Settings::
CSV format, 3 columns, Word data, Location in file: FFFFFFFFFH (add data to the end of the file)
If, in the addition mode, the number of columns is changed from that in previous write, the column numbers will be shifted..


## NOTE Do not execute the FWRITE instruction in an interrupt program.

## Operation In the following cases an operation error occurs and the error flag is set:

Errors - The drive specified by s0 contains a medium other than an ATA card (error code 4100).

- Values specified in the areas for control data are out of the setting range (error code 4100).
- The value „number of data to be written" [(s2)+0] is out of the setting range, or is larger than the data stored in the area beginning with (s2)+1 (error code 4101).
- Free space in the medium is insufficent (error code 4100 ).
- No vacant entry is found when an attempt is made to create a new file (error code 4100).
- An invalid device is designated (error code 4104).


## Program

## Example 1

## FWRITE

In the following program example, four bytes of binary data $\left(00_{H}, 01_{\mathrm{H}}, 02_{\mathrm{H}}\right.$, and $\left.03_{\mathrm{H}}\right)$ are added to file „ABCD.BIN" when X10 turn ON. The memory card is inserted in drive 2. Beginning with D0, eight points are reserved for control data.

${ }^{1}$ Setting of the execution type (In this example: binary data)
${ }^{2}$ Setting of the location in the file (In this example: data is added)
${ }^{3}$ Setting of the file name, the extension „.BIN" is added automatically.
${ }^{4}$ Number of data to be written.
${ }^{5}$ The data $\left(00_{\mathrm{H}}, 01_{\mathrm{H}}, 02_{\mathrm{H}}\right.$, and $\left.03_{\mathrm{H}}\right)$ is moved to the control data area.

## Program

## Example 2

When X 10 is turned ON, the following program creates a file named „ABCD.CSV" in the memory card inserted to drive 2 . Than, four bytes of data $\left(00_{H}, 01_{\mathrm{H}}, 02_{\mathrm{H}}\right.$ und $\left.03_{\mathrm{H}}\right)$ are written as two-column table data in CSV format. Control data is stored from D0 onward (8 points).

${ }^{1}$ Setting of the execution type (In this example: CSV format)
${ }^{2}$ Setting of the number of columns
${ }^{3}$ Setting of the file name, the extension „.CSV" is added automatically.
${ }^{4}$ Number of data to be written.
${ }^{5}$ The data $\left(00_{\mathrm{H}}, 01_{\mathrm{H}}, 02_{\mathrm{H}}\right.$, and $\left.03_{\mathrm{H}}\right)$ is moved to the control data area.

### 9.3.2 FREAD

## CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | $\boldsymbol{\bullet}^{1}$ |

${ }^{1}$ Not available for Q00JCPU, Q00CPU and Q01CPU

Devices MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | Error Flag | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | $\begin{gathered} \hline \text { MELS } \\ \text { Dire } \end{gathered}$ | $\mathrm{ET} / 10$ | Special Function | Index Registe | Constant | Other |  |  |
|  | Bit | Word |  | Bit | Word | $\begin{aligned} & \text { Module } \\ & \text { UपG } \end{aligned}$ |  |  |  |  |  |
| s0 | $\bullet$ | - | - | - | - | - | - | - | - |  |  |
| d0 | - | - | - | - | - | - | - | - | - |  |  |
| s1 | - | $\bullet$ | - | - | - | - | - | - | - | SMO | 11 |
| s2 | - | $\bullet$ | $\bigcirc$ | - | - | - | - | - | $\bullet$ |  |  |
| d1 | $\bullet^{*}$ | - * | - * | - | - | - | - | - | - |  |  |

* Local devices and the devices designated for individual programs cannot be used.

GX IEC
Developer


GX
Developer $\square$

## Variables

| Set data | Meaning |  |  | Setting Range | Set By | Data <br> Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| u0 | Dummy |  |  | - | - |  |
| s0 | Drive designation. <br> Only the drive with ATA card can be designated (drive 2). A memory card (ROM) or standard RAM/ROM cannot be designated. |  |  | 2 | User | BIN 16-bit |
| d0 | Head number of the device storing the control data. The following control data is required. |  |  |  |  |  |
|  | Set data | Item | Meaning/Set Data | Setting Range | Set By |  |
|  | (d0) | Execution type- | Specifies the execution type: <br> $0000_{\mathrm{H}}$ : Write binary data <br> $0100_{\mathrm{H}}$ : Write data after conversion into CSV format | $\begin{aligned} & 0000_{\mathrm{H}} \\ & 0100_{\mathrm{H}} \end{aligned}$ | User |  |
|  | (d0)+1 | (Reserved) | Used by system | - | System |  |
|  | (d0)+2 | Number of data to be read | Sets the number of data to be read (in units of words). This number should be designated in the unit of words even when byte is selected in (d0)+7. | 1 to 480 | User |  |
|  | (d0)+3 | Not used | - | - | - |  |
|  |  |  | Sets the location in the file to start reading when binary data is selected ( $\mathrm{dO}=0000_{\mathrm{H}}$ ). <br> $00000000_{\mathrm{H}}$ : From the beginning of the file $00000001_{\mathrm{H}}$ to $\mathrm{FFFFFFFC}_{\mathrm{H}}$ : <br> From the specified address. The unit for the value is determined by word/byte unit designation. <br> FFFFFFFD ${ }_{H}$ : Setting disabled |  |  |  |
|  | $\begin{aligned} & (\mathrm{d} 0)+4 \\ & (\mathrm{~d} 0)+5 \end{aligned}$ | Location in file | When data reading after CSV format conversion is selected $\left(\mathrm{dO}=0100_{\mathrm{H}}\right):$ <br> For a CPU whose serial number is „01111" or earlier in the upper 5 digits, always set the beginning of the file $\left(00000000_{\mathrm{H}}\right)$. <br> For a CPU with serial number „01112" or later set the file position. $00000000_{\mathrm{H}}:$ <br> From the beginning of the file. $00000001_{\mathrm{H}}$ : to FFFFFFFC ${ }_{\mathrm{H}}$ : <br> From the specified address. <br> FFFFFFFD ${ }_{\mathrm{H}}$ : Read continues, starting at the previous read position | $\begin{aligned} & 0_{0000000_{H}}^{\text {to }} \\ & \text { FFFFFFFCC } \\ & \text { FFFFFFFD } \end{aligned}$ | User |  |
|  | (d0)+6 | Number of columns | Sets the number of columns for the data to be read. <br> 0 : : No column setting. Data is considered to be in a single row. <br> $>0$ : Data is considered to be a table with the specified number of columns | $\begin{gathered} 0, \\ 1 \text { to } 65535 \end{gathered}$ | User |  |
|  | (d0)+7 | Word/Byte designation | 0: Word <br> 1: Byte | 0, 1 | User |  |

Variables

| Set data | Meaning |  |  | Setting Range | Set By | Data Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| s1 | Head number of the device storing a file name. |  |  |  |  | BIN 16-bit |
|  | Set data | Item | Meaning/Set Data | Setting Range | Set By |  |
|  | $\begin{aligned} & \text { (s1) to } \\ & \text { (s1)+n } \end{aligned}$ | File name | The file name consists of up to 8 characters + period + extension (for example: ABD.BIN). The extension can be omitted. In this case, the period (,.") can also be omitted. <br> When more than 8 characters are used, the extension is ignored regardless of its presence. The Extension „BIN" or "CSV" is assigned automatically. | Characterstring | User |  |
| d1 | Head number of the device storing the data. |  |  |  |  | BIN 16-bit |
|  | Set data | Item | Meaning/Set Data | Setting Range | Set By |  |
|  | (d1) | Reading result (Number of read data) | Contains the number of actually read data. The unit for the value is determined by word/byte unit designation. | 0 to 480 | System |  |
|  | $\begin{aligned} & \text { (d1)+1 to } \\ & \text { (d1)+n } \end{aligned}$ | Data to be read | Data requested to be read | $\begin{gathered} \mathrm{O}^{0000_{\mathrm{H}}} \text { to } \\ \mathrm{FFFF}_{\mathrm{H}} \end{gathered}$ |  |  |
| d2 | Bit device that goes ON after the execution of the FREAD instruction. When an error occurs, (d1)+1 goes ON. |  |  |  |  | Bit |
|  | Set data | Item | Meaning/Set Data | Setting Range | Set By |  |
|  | (d2) | Completion signal | Indicates the completion of the FREAD instruction. <br> ON: Completed OFF: Not completed | - | System |  |
|  | (d2)+1 | Error completion signal | Indicates whether the FWRITE instruction is normally completed or abnormally completed. ON: Error completion OFF: Normal completion | - |  |  |

NOTE The data written in CSV format is expressed as decimal value by the programming software. For example, the character „A" $\left(41_{H}\right)$ is written as 65 . The available range is from -32768 to 32767.

## Functions Reading data from a designated file <br> FREAD Read data

The FREAD instruction reads a specified number of data from a file at the ATA card. The user can select whether to read data as binary data without any conversion or to convert data from the CSV-format into binary data before reading it.

The completion signal bit device (d2)+0 automatically turns ON after the completion of the FREAD instruction is detected and the END instruction is executed. The bit device turns OFF at the execution of the END instruction in the next scan.
This bit device can be used as the execution completion flag for the FREAD instruction.
When the FREAD instruction is completed abnormally, the error completion device (d2)+1 turns ON/OFF in synchronization with the execution completion flag (d2)+0. This bit device can be used as error completion flag for the FREAD instruction.
SM721 is on during the execution of the FREAD instruction. SM721 is also used by other instruction such as S.FREAD, COMRD and PRC. The FREAD instruction cannot be started while SM721 is ON. If an attempt is made, no processing is performed.
When an error is detected prior to the execution of the instruction (before SM721 goes ON), the execution completion device [(d2)+0], the error completion device [(d2)+1] and SM721 do not turn ON.

The unit for the number of data to be read [(d0)+0] is „word", regardless of the setting in (d0)+7 (word/byte designation). The following figure illustrates the reading of binary data:


## Reading of binary data:

If the extension of the object file is omitted, „.BIN" is added as an extension. When the designated file does not exist, an error ocurs.
An error occurs if the designated location in the file is larger than the file size. A CPU with the serial number 01111 or earlier (the upper 5 digits) will issue a error code. A CPU bearing the serial number 01112 (or later) will not read any data and will complete the instruction without an error message.

## Reading of data after CSV format conversion

The elements in the CSV-format file (cells for EXCEL) are read row by row. The numerical values and character strings are converted into binary data and stored in the device.

If the extension of the file is omitted, ,..CSV" is added as an extension.
When the designated file does not exist, an error occurs.
The reading starts at the specified position of the file. The number of elements to read is set in the control data with ( d 0 ) +2 . When the last data of the file is reached before the specified number of data has been read, a CPU with the serial number 01111 or earlier (the upper 5 digits) will issue a error code. A CPU bearing the serial number 01112 or later will read the data that can be read.

When the specified number of columns is "0", the data is read by ignoring the rows in a CSVformat file. The figure on the following page shows the handling of data in such a case.


If the number of columns varies in each row, the data is also read by ignoring the rows. (EXCEL does not create such files. This happens when a user modifies a CSV file.)


When data is read after CSV format conversion and the designated number of columns is other than „0", the data is expected to be in a table with the specified number of columns. The elements being outside the specified columns are ignored. The following figure illustrates such a case:


If the number of columns varies in each row, the elements ouside of the designated columns are ignored and "0" is added to the places where elements do not exist.
If the number of rows in the file is less than specified by (d0)+2 (Number of data to be read) „0" is added to the places where rows do not exist.


The following figures are to illustrate the case, when data is read separately several times from the same file (continuation mode) using a CPU bearing the serial number „01112" or later in the upper 5 digits.



When read is performed in the continuation mode, the settings for data format, number of columns and word/byte designation must not be differ from the settings for the previous reading.

During reading in the continuation mode the execution of other FREAD or FWRITE instructions must be disabled.

When data is read after CSV format conversion, numerical values are read and converted as follows:

| Numerical Values in CSV Format | Wort Device |  |
| :---: | :---: | :---: |
|  | Without Sign | With Sign |
| -32768 | 32768 | -32768 |
| 1 | 1 | 1 |
| -1 | 65535 | -1 |
| 0 | 0 | 0 |
| 1 | 1 | 1 |
| 1 | 1 | 1 |
| 32767 | 32767 | -32768 |
| 32768 | 1 | 1 |
| 1 | 65535 | -1 |

Numerical values which are out of range and elements other than numerical values in the object CSV file are converted into „0".

NOTE Do not execute the FREAD instruction in an interrupt program.

Operation In the following cases an operation error occurs and the error flag is set:

## Errors

- The drive specified by s0 contains a medium other than an ATA card (error code 4100).
- Values specified in the areas for control data are out of the setting range (error code 4100).
- The value „number of data to read" $[(\mathrm{d} 0)+0]$ is out of the setting range (error code 4101 ).
- An invalid device is designated (error code 4004).
- The file name specified by s1 does not exist in the designated drive (error code 2410).
- Size of read data exceeds the size of the reading device (error code 4101).
- When binary data is read, the number of data in the file is less than the size designated by the number of data to read [(d0)+2] (error code 4100).


## Program

## Example 1

FREAD
When X10 is turned ON, four bytes of binary data are read from the beginning of the file „ABCD.BIN". The file „ABCD.BIN" is stored at a memory card which is inserted in drive 2. From D0 onward, eight points are reserved for control data. 100 bytes are reserved from D20 for the read data.

${ }^{1}$ Setting of the execution type
${ }^{2}$ Setting of the number of data to read
${ }^{3}$ Head address in the file (start reading at the beginning of the file)
${ }^{4}$ Transfer of the file name to the control data
${ }^{5}$ Setting of the reading device size

## Program

Example 2

FREAD
The following program reads data from the file „ABCD.CSV", which is stored at the memory card in drive 2 when X10 is turned ON. The contents of the file is two-column table data in CSV format. The file contains numerical values only.
From DO onward, eight points are reserved for control data.
For the read data, 100 bytes are reserved from D20.

${ }^{1}$ Setting of the execution type (CSV format for this example)
${ }^{2}$ Setting of the number of data to read
${ }^{3}$ Setting of the number of columns
${ }^{4}$ Transfer of the file name to the control data
${ }^{5}$ Setting of the reading device size

### 9.4 Program instructions

### 9.4.1 PLOADP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | $\boldsymbol{\bullet}^{1}$ |

${ }^{1}$ Not available for Q00JCPU, Q00CPU and Q01CPU

Devices MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | Error | Number |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10 Direct J $\square \square$ |  | Special <br> Function <br> Module <br> U $\square$ G $\square$ | IndexRegister Zn | $\begin{aligned} & \text { Constant } \\ & \text { K, H (16\#) } \end{aligned}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s | - | $\bullet$ | - | - | - | - | - | - | - |  |  |
| d | -* | - | - | - | - | - | - | - | - | SNO | 3 |

* Local devices cannot be used.

GX IEC Developer

| MELSEC Instruction List |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: |
| MELSEC | PLOADP | $s$ |  |

GX
Developer


Variables

| Set data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | Drive number storing the program to be loaded, character string data of the file <br> name, or head number of the device storing the character string data | BIN 16-bit |
| d | Device turned ON for 1 scan after completion of the instruction | Bit |

note
The file system is not supported by the GX IEC Developer.

## Functions Loading of a program from a memory card

## PLOADP Load program

The PLOADP instruction moves a program which is stored in a memory card or standard memory to the internal memory (drive 0) and places the program in the standby status. The memory card can be inserted in drive 1,2 or 4 . Drive 0 must have continous free space.

It is unnecessary to designate the extension „QPG" to the file name.
The bit device specified by d goes ON during the END processing of the scan where the PLOADP instruction is completed. The bit device goes OFF during the next END processing.

The program instructions PLOADP, PUNLOADP and PSWAPP cannot be used simultaneously. If two or more instructions are executed, the instruction issued later will not be executed. Establish interlocks to avoid such a case.

The lowest program number in the CPU which is vacant is used as the program number of the added program. The program numbers can be checked with the GX Developer by reading the program list. A program number for the added program can be specified by storing a number in SD 720.

The PLOADP instruction cannot be executed during a interrupt progam.
To execute the program that was transferred to the program memory with the PLOADP instruction, the PSCAN instruction must be executed.

The PLC file settings of the loaded program are set as follows:
File usage for each program:
All usage of the file register, device initial value, comment, and local device of the loaded program is set at „Follow PLC file setting".
However, if "Use local device" is designated in the PLC file setting and programs are loaded, an error occurs every time the number of executed programs exceeds the number of parame-ter-set programs. To use local devices in the loaded program, register a dummy file in the parameter, delete the dummy file with the PUNLOADP instruction, then load the program with the PLOADP instruction.

I/O refresh setting:
The I/O refresh setting for the loaded program is „Disabled" for both input and output.
Writing during RUN is not executed during the execution of the PLOADP instruction, but ececuted after the instruction is completed. Conversely, the PUNLOADP instruction is not executed during the writing during RUN, but executed after the writing during RUN is completed.

## Operation Errors

In the following cases an operation error occurs and the error flag is set:

- The file name does not exist at the drive number specified by s (error code 2410).
- The drive number specified by s is invalid (error code 4100).
- There is not enough memory to load the specified program in drive 0 (error code 2413).
- The number of programs shown below are already registered in the program memory (error code 4101).
- The program number stored in SD720 is already used, or larger than the largest program number ahown below (error code 4101).

| Type of CPU | Program Memory (Number of files) | Largest Program Number |
| :---: | :---: | :---: |
| Q02(H) | 28 | 28 |
| Q06H | 60 | 60 |
| Q12H | 124 | 124 |
| Q25H | 124 | 124 |

- A program file which has the same name as the program file to be loaded already exists. (error code 2410).
- The file size of the local devices cannot be reserved (error code 2401).


## Program <br> Example

## PLOADP

When MO is ON in the following program, the program „ABCD.QPG" is transferred from drive 4 to drive 0 and placed in standby status.


### 9.4.2 PUNLOADP

## CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | $\boldsymbol{\bullet}^{1}$ |

${ }^{1}$ Not available for Q00JCPU, Q00CPU and Q01CPU

Devices MELSEC Q


* Local devices cannot be used.

GXIEC Developer


GK
Developer


## Variables

| Set data | Meaning | Data type |
| :--- | :--- | :--- |
| s | Character string data of the program file name to be unloaded, or head number <br> of the device storing the character string data | BIN 16-bit |
| d | Device turned ON for 1 scan after completion of the instruction | Bit |

NOTE The file system is not supported by the GX IEC Developer.

## Functions Unloading of a program from program memory PUNLOADP Unload program

The PUNLOADP instruction is used to delete a standby program stored in the program memory (drive 0 ). The standby program being executed by the PSCAN instruction cannot be deleted.

It is unnecessary to designate the extension „.QPG" to the file name.
The bit device specified by d goes ON during the END processing of the scan where the PUNLOADP instruction is completed. The bit device goes OFF during the next END processing.

The program instructions PLOADP, PUNLOADP and PSWAPP cannot be used simultaneously. If two or more instructions are executed, the instruction issued later will not be executed. Establish interlocks to avoid such a case.

If the power supply for the CPU is switched OFF and than turned ON again, or the CPU module is reset after the program deletion, „FILE SET ERROR (error code 2400)" occurs. To solve this problem, delete the name of the deleted program from the program setting of the parameter.

The PUNLOADP instruction cannot be executed during a interrupt progam.
The program to be deleted from the program memory with the PUNLOADP instruction should be placed in standby status with the PSTOP instruction before.

Writing during RUN is not executed during the execution of the PUNLOADP instruction, but ececuted after the instruction is completed. Conversely, the PUNLOADP instruction is not executed during the writing during RUN, but executed after the writing during RUN is completed.

Operation In the following cases an operation error occurs and the error flag is set:

- The file name specified by s does not exist (error code 2410).
- The program designated by $s$ is not in standby status or is being executed (error code 4101).
- The program specified by $s$ is the only one in the program memory (error code 4101).


## Program <br> Example

PUNLOADP
The following program deletes the program „ABCD.QPG" stored in drive 0 from the memory when M0 turns from OFF to ON.


### 9.4.3 PSWAPP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | $\boldsymbol{\bullet}^{1}$ |

${ }^{1}$ Not available for Q00JCPU, Q00CPU and Q01CPU

Devices
MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { Error } \\ & \text { Flag } \end{aligned}$ | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10 Direct J■ |  | Special <br> Function <br> Module <br> U $\square \mathbf{G} \square$ | $\begin{aligned} & \text { Index } \\ & \text { Register } \\ & \mathrm{Zn} \end{aligned}$ | $\begin{gathered} \text { Constant } \\ \mathrm{K}, \mathrm{H}(16 \#) \end{gathered}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s1 | - | $\bullet$ | - | - | - | - | - | - | - | SMO | 3 |
| s2 | - | - | - | - | - | - | - | - | - |  |  |
| d | - * | - | - | - | - | - | - | - | - |  |  |

* Local devices cannot be used.

GX IEC
Developer


## GX <br> Developer



Variables

| Set data | Meaning | Data Type |
| :--- | :--- | :--- |
| s1 | Character string data of the program file name to be unloaded, or head number <br> of the device storing the character string data. | BIN 16-bit |
| s2 | Drive number storing the program to be loaded, character string data of the file <br> name, or head number of the device storing the character string data | BIN 16-bit |
| d | Device turned ON for 1 scan after completion of the instruction | Bit |

NOTE The file system is not supported by the GX IEC Developer.

## Functions Unloading of a program from program memory and loading of a program PSWAPP Unload program and load program

The PSWAPP instruction deletes (unloads) a standby program from the program memory (drive 0 ). The program to be deleted is specified by $s 1$. The standby program being executed by the PSCAN instruction cannot be deleted. After the deletion, a program stored in drive 1, 2 , or 4 is transferred ro the program memory and placed in standby status. This program is specified by $\mathbf{s 2}$. The program memory drive 0 must have continous free space before loading the program.

It is unnecessary to designate the extension „.QPG" to the file name.
The bit device specified by d goes ON during the END processing of the scan where the PSWAPP instruction is completed. The bit device goes OFF during the next END processing.

The program instructions PLOADP, PUNLOADP and PSWAPP cannot be used simultaneously. If two or more instructions are executed, the instruction issued later will not be executed. Establish interlocks to avoid such a case.

The program number of the deleted program is used for the loaded program.
If the power supply for the CPU is switched OFF and than turned ON again, or the CPU module is reset after the program swap, „FILE SET ERROR (error code 2400)" occurs. To solve this problem, change the name of the deleted program in the program setting of the parameter to the name of the swapped program.

The PSWAPP instruction cannot be executed during a interrupt progam.
The PLC file settings of the loaded program are set as follows:

- All usage of the file register, device initial value, comment, and local device of the swapped program is set to "Follow PLC file setting".
- The I/O refresh setting for the swapped program is „Disabled" for both input and output.

Writing during RUN is not executed during the execution of the PSWAPP instruction, but ececuted after the instruction is completed. Conversely, the PSWAPP instruction is not executed during the writing during RUN, but executed after the writing during RUN is completed.

[^105]```
Program
Example When M0 turns from OFF to ON in the following program example, the progam „EFGH.QPG" is deleted from the program memory. Than the program „ABCD.QPG" is loaded from drive 4, stored in the program memory, and placed in standby status.
```



### 9.5 Data transfer insructions

### 9.5.1 RBMOV, RBMOVP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | $\boldsymbol{\bullet}^{1}$ |

${ }^{1}$ Not available for Q00JCPU, Q00CPU and Q01CPU

Devices MELSEC Q


GX IEC Developer

| MELSEC Instruction List |  | Ladder Diagram |
| :--- | :--- | :--- | :--- |
| MELSEC |  |  |

GX
Developer


Variables

| Set data | Meaning | Data type |
| :--- | :--- | :--- |
| $s$ | Head number of the device storing the data to be transferred |  |
| $d$ | Head number of the destination device | BIN 16-bit |
| $n$ | Number of data to be transferred |  |

## Functions High-speed block transfer of file register

RBMOV/RBMOVP Block transfer
The RBMOV instruction batch transfers „n" points of 16-bit data starting from the device specified by $s$ to the area of „n" points starting from the device specified by d .


The transfer is possible even if there is an overlap between the source and destination devices. For the transmission to the smaller devices, the data is transferred from s. For the transmission to the larger device number, the data is transferred from $\mathrm{s}+(\mathrm{n}-1)$.
If $s$ is a word device and $d$ is a bit device, the object for the word device will be the number of bits designated by the bit devive digit designation. For example, when „K1Y30" is specified by d, the lower four bits of the word device specified by s are the object.


If bit devices are specified by $s$ and $d$, the number of digits must be the same for $s$ and $d$.

NOTE The RBMOV and the RBMOVP instructions are useful to batch transfer a large quantity of file register data with a high performance System Q CPU. With a Q02CPU, this instruction is similar to the BMOV instruction. The comparision of processing speed between RBMOV and BMOV instructions is as follows:

| Q02HCPU, Q06HCPU, Q12HCPU, Q25HCPU |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Object memory | RBMOV |  | BMOV |  |
|  | Time $(\mu \mathrm{s})$ to transfer |  | Time $(\mu \mathrm{s})$ to transfer |  |
|  | $\mathbf{1 0 0}$ words | $\mathbf{1 0 0 0}$ words | $\mathbf{1 0 0}$ words | $\mathbf{1 0 0 0}$ words |
| SRAM | 56,30 | 367,77 |  |  |
| Built-in RAM | 44,37 | 393,14 | 44,37 | 393,14 |
| Flash ROM | 29 | 308 |  |  |


| Q02CPU |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Object memory | RBMOV-Anweisung |  | BMOV-Anweisung |  |
|  | Time $(\mu \mathrm{s})$ to transfer |  | Time $(\mu \mathrm{s})$ to transfer |  |
|  | $\mathbf{1 0 0}$ words | $\mathbf{1 0 0 0}$ words | $\mathbf{1 0 0}$ words | $\mathbf{1 0 0 0}$ words |
| SRAM |  |  |  |  |
| Built-in RAM | 115,89 | 579,47 | 115,89 | 535,23 |
| Flash ROM |  |  |  |  |

Operation In the following cases an operation error occurs and the error flag is set:

## Errors

- The device range of „n" points starting from s or d exceeds the available device (errorcode 4101).
- The file register is not designated for both $s$ and $d$ (errorcode 4101).


## Program RBMOVP

Example 1 The following program transfers the lower four bits (b0 through b3) of data in D66 through D69 to the outputs Y30 through Y3F with the rising edge of SM402. The number of data (4 blocks) is specified by n .
The bit patterns show the structure of bits before and after the transfer.

${ }^{1}$ These bits are ignored.

## Program

## Example 2

RBMOVP
With leading edge from SM402, the following program transfers data at X20 through X2F to D100 through 103. The number of blocks (4) to be transferred is determined by the constant K4.

The bit patterns show the structure of bits before and after the transfer.


### 9.6 Instructions for use in a Multi-CPU System

### 9.6.1 S.TO, SP.TO

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | $\boldsymbol{Q}^{1}$ |

${ }^{1}$ For Q02CPU, Q02HCPU, Q06HCPU, Q12HCPU and Q25HCPU from function version B or later only.
Devices MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  |  | Steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | MELSECNET/10 Direct J $\square \square$ |  | Special <br> Function Module U $\square$ G | Index Register Zn | $\begin{aligned} & \text { Constant } \\ & \mathrm{K}, \mathrm{H}(16 \#) \end{aligned}$ | Other | Error Flag |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s1 | - | $\bullet$ | - | - | - | - | - | - | - | SMO |  |
| s2 | - | $\bullet$ | - | - | - | - | - | $\bullet$ | - |  |  |
| s3 | - | - | - | - | - | - | - | - | - |  | 5 |
| s4 | - | - | - | - | - | - | - | $\bullet$ | - |  |  |
| d | - | - | $\bullet$ | - | - | - | - | - | - |  |  |

GX IEC Developer


GX Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s1 | Head I/O number of the CPU which executes the S.TO instruction |  |
| s2 | First number of CPU shared memory address area to be written to $\left(800_{\mathrm{H}}\right.$ to 0 FFF $\left._{\mathrm{H}}\right)$. | BIN16-bit |
| s3 | First number of device area storing data to be written. |  |
| s4 | Number of data to be written (1 to 256$)$ |  |
| d | Bit device which is turned ON for one scan after the instruction is executed | Bit |

## Functions Writing data to the CPU shared memory

S.TO/SP.TO Write data

The S.TO instruction writes data to the user's area in the shared memory of the CPU which is executing the S.TO instruction (host station). The destination adress in the shared memory is entered in s2. The data is taken from a device area in the same CPU, starting from the number specified in s3. The number of data words is specified in s4.
The S.TO instruction cannot be used for writing data directly to another CPU in a multi-CPU system.


The CPU shared memory is used for data exchange with other CPUs in a multi-CPU system. The automatic refresh area begins at the adress 800 H , followed by the user's free area.

| CPU shared memory |  |  |
| :---: | :---: | :---: |
| OH | Host Station information area | Writing of data by the user is |
| $200 н$ | System area | prohibited for this area. |
| The size of the user's free area depends on the number of auto- $\longrightarrow$ matically refreshed devices entered in the multiple PLC settings. | Host station refresh area |  |
|  | User's free area For data exchange using S.TO and FROM instructions | . |

The head I/O number of the CPU is determined by the slot in which the CPU module is loaded. Only the first 3 digits of the head I/O number are entered in s 1 .

| Slot of the base unit | CPU | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{2}$ |
| :--- | :---: | :---: | :---: | :---: |
| Number of the CPU in multi-CPU system | $\mathbf{1}$ | 2 | 3 | 4 |
| Head I/O number | $3 E 00$ | $3 E 10$ | $3 E 20$ | $3 E 30$ |
| Contents of s1 | $3 E 0$ | $3 E 1$ | $3 E 2$ | $3 E 3$ |

When the number of write points is entered in s4 as „0", Processing of the instruction is not performed and the completion device, specified in d, does not turn on, either.

NOTE Only one S.TO instruction may be executed in one scan by each CPU. However, automatic handshaking makes sure that only the instruction called first will be processed, if two or more S.TO instructions are enabled simultaneously.

Operation In the following cases an operation error occurs, the error flag is set, and the corresponding error Errors code is stored in SDO:

- The number of write points specified in s4 is other than 0 to 256 (error code 4101).
- The beginning of the CPU shared memory specified in s2 is larger than the CPU shared memory adress range (error code 4101).
- The beginning of the CPU shared memory specified in s2 plus the number of write points specified in s4 exceeds the CPU shared memory adress range (error code 4101).
- The first device number (s3) where the data to be written is stored plus the number of write points specified in s4 exceeds the device range (error code 4101).
- The value stored in 51 is not the head I/O-number of the CPU performing the S.TO instruction (error code 2107).
- The number stored in $s 1$ is other than a correct head $\mathrm{I} / \mathrm{O}$ number $\left(3 \mathrm{E} 0_{\mathrm{H}}, 3 \mathrm{E} 1_{\mathrm{H}}, 3 \mathrm{E} 2_{\mathrm{H}}\right.$ or $3 E 3_{\mathrm{H}}$ )(error code 4100).
- The specified instruction is improper (error code 4002).
- The specified number of devices is wrong (error code 4003).
- An unusable device was specified (error code 4002).


## Program <br> Example

## SP.TO

The data stored in CPU1 in the data registers D0 to D9 is written into the shared memory of the same CPU, beginning at adress Adresse $800_{\mathrm{H}}$ when X0 turns ON.

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC | LD SP.TO | $\begin{aligned} & \text { XD } \\ & \text { H3EO } \\ & \text { H800 } \\ & \text { DO } \\ & \text { K10 } \\ & \text { MO } \end{aligned}$ |  |  LD  <br> TO_SP_M XD <br> H3EO, H800, DO, K10, M0  |

### 9.6.2 FROM, FROMP

## CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | $\boldsymbol{Q}^{1}$ |

${ }^{1}$ For Q02CPU, Q02HCPU, Q06HCPU, Q12HCPU and Q25HCPU from function version B or later only.

Devices MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | Error Flag | Schritte |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | $\begin{gathered} \text { File } \\ \text { Register } \end{gathered}$ | $\begin{gathered} \text { MELS } \\ \text { Dire } \end{gathered}$ | ET/10 | Special Function | Index Register | Constant | Andere |  |  |
|  | Bit | Word |  | Bit | Word | $\begin{aligned} & \text { Module } \\ & \text { U } \square \backslash G \end{aligned}$ |  |  | U |  |  |
| n1 | - | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | - | $\bullet$ | $\bullet$ | $\bullet$ |  |  |
| n2 | - | $\bullet$ | $\bullet$ | $\bigcirc$ | $\bullet$ | $\bullet$ | $\bullet$ | - | - | SMO | 5 |
| d | - | - | - | - | - | - | - | - | - | SMO | 5 |
| n3 | - | $\bullet$ | $\bullet$ | - | $\bullet$ | $\bullet$ | $\bullet$ | - | - |  |  |

GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | FROM | $\begin{aligned} & \mathrm{n} 1 \\ & \mathrm{n} 2 \\ & d \\ & \mathrm{n} 3 \end{aligned}$ |  | FROM_M | $n 1, n 2, n 3, d$ |

GX
Developer


Variables

| Set Data | Meaning | Data type |
| :--- | :--- | :--- |
| n1 | Head I/O adress of the CPU which stores the data to be read |  |
| n2 | First address of data to be read in CPU shared memory $\left(800_{\mathrm{H}}\right.$ to $\left.0 F F F_{\mathrm{H}}\right)$. | BIN 16 bit |
| d | First number of memory address area where the read data will be stored |  |
| n3 | Number of data words to read (1 to 6144$)$ |  |

NOTE See chapter 7.8 .1 for details of using the FROM instruction for reading data from the buffer memory of special function modules.

## Functions Reading from shared memory of another CPU FROM/FROMP Read word data

In a multi-CPU system the FROM instruction is used to read word data from the user's free area of the shared memory of another CPU. The head adress of this CPU is specified in n 1 . Enter the number of words to be read in n3. The starting adress in the shared memory of the other CPU is specified in $n 2$. The data will be stored in the CPU which executes the FROM instruction starting from the device specified in d.


The CPU shared memory is used for data exchange with other CPUs in a multi-CPU system. The automatic refresh area begins at the adress 800 H , followed by the user's free area.


The head I/O number of the CPU is determined by the slot in which the CPU module is loaded. Only the first 3 digits of the head I/O number are entered in n 1 .

| Slot of the base unit | CPU | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{2}$ |
| :--- | :---: | :---: | :---: | :---: |
| Number of the CPU in multi-CPU system | 1 | 2 | 3 | 4 |
| Head I/O number | $3 E 00$ | $3 E 10$ | $3 E 20$ | $3 E 30$ |
| Contents of $n 1$ | $3 E 0$ | $3 E 1$ | $3 E 2$ | $3 E 3$ |

The special relay SM390 turn ON after reading of the data. SM390 turn not ON if the CPU specified in n1 was in reset status. No error does occur in this case.

Processing of the instruction is not performed when the number of read data is entered in n3 as „0".

Operation In the following cases an operation error occurs, the error flag is set, and the corresponding Errors error code is stored in SDO:

- The beginning of the CPU shared memory adress ( n 2 ) from where read will be performed is greater than the CPU shared memory range. (error code 4101).
- The in n2 specified beginning of the CPU shared memory plus the number of read points (n3) exceeds the CPU shared memory range (error code 4101).
- The read data storage device number (d) plus the number of read points (n3) is greater than the specified device range. (error code 4101).
- The head I/O number specified in $n 1$ is the head I/O number of the CPU performing the FROM instruction (error code 2114).
- No CPU module exist in the position specified with the head I/O number in n1 (error code 2110).

Program
Example
FROM
When XO is set, 10 datawords are read from the shared memory of CPU 2, starting from adress $800_{\mathrm{H}}$. The data is stored in the data registers D0 to D9 of the CPU processing the FROM instruction.


## 10 Instructions for Q4ARCPU

Two Q4ARCPU modules can form a redundant PLC system in which one CPU takes over from the other CPU if that module fails. By doing so the seemless continuation of control is possible. Typical applications for a redundant PLC are e.g. power stations, the chemical industry or the water supply of communities.

The following instructions are available for a Q4ARCPU only.

| Function | MELSEC Instruction <br> in MELSE Editor | MELSEC Instruction <br> in IEC Editor |
| :--- | :---: | :---: |
| Setting of start up mode of the CPU | S.STMODE | STMODE_S_M |
| Setting of mode for switching of the <br> CPUs | S.CGMODE | CGMODE_S_M |
| Data transfer to the standby system | S.TRUCK | TRUCK_S_M |
| Transfer of batch data in and out of <br> the buffer memory of special function <br> modules | S.SPREF | SPRE_S_M |

### 10.1 Mode setting instructions

### 10.1.1 STMODE

CPU

Devices
MELSEC Q

|  |  |  |  |  | ble D |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Inter (Sys | vices <br> User) | File- | $\begin{gathered} \text { MEL } \\ \text { Dir } \end{gathered}$ |  | Special <br> Function | Index Register | Constants | Other | Error Flag | Number of steps |
|  | Bit | Word |  | Bit | Word | U $\square$ \G $\square$ | Zn |  |  |  |  |
| s1 | - | - | - | - | - | - | - |  | - | - |  |
| s2 | - | - | - | - | - | - | - |  | - | - |  |

GX IEC
Developer


GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s1 | Setting for the start up mode of the CPU <br> $(0=$ Intial start mode, $1=$ Hot start mode $)$ | BIN 16-bit |
| s2 | Maximum power out time. After this time a hot start will be performed. | BIN 16-bit |

## Functions Operation mode setting for CPU start up

## STMODE Operation mode setting

The contents of s1 selects whether the CPU devices are cleared (Initial start mode) or not (Hot start mode) when the power supply of the PLC is switched on.
When specifying the hot start mode, an automatic data clear and restart can be done when a temporary power outage of a specified time occurs. In this case, specify the switch power out time in s2.
This instruction is executed when the power supply is turned on. For this reason, there is no problem even if the instruction point is turned off. The instruction point will become a dummy point. NOP processing will be conducted when the instruction point is turned on during program execution.
One of these instructions should be created in each system. If there are multiple program files, this instruction is only needed in one file. If more than one of these instructions exists then operation cannot be guaranteed.
The contents of $s 1$ can either be 0 or 1 :
0 : Initial start mode (Clears devices outside the latch range)
1: Hot start mode (The devices are not cleared but index registers and signal flow (Operation results) are cleared. In addition, the special relay SM and special register SD are preset.
The time in s 2 is specified in seconds ( 0 bis 65535 ). When specifying 0 , the initial start mode cannot be executed. If a number that exceeds 32767 is set, then please do it using a hexadecimal number.

Operation In the following case an operation error occurs, the error flag SMO is set, and an error code is Error stored in SDO:

- When a value that exceeds the specificable range is set for s1 or s2 (Error code: 4104).


## Program

STMODE
Example
The following program starts up the CPU in the hot start mode when the power is turned on. When the power supply of the PLC was off for more than 10 seconds a initial start will be performed.


### 10.1.2 CGMODE

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\boldsymbol{Q}^{1}$ |  |

${ }^{1}$ For Q4AR only
Devices
MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | Error Flag | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | FileRegister | MELSECNET/10 Direct |  | Special Function Module U $\square \mathbf{G} \square$ | IndexRegister Zn | Constants K, H (16\#) | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s | - | - | - | - | - | - | - | $\bigcirc$ | - | - | - |

GX IEC Developer


GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| $s$ | Operation mode setting | BIN 16-bit |

## Functions Mode during switching from control system to standby system CGMODE Operation mode setting

This instruction specifies whether the CPU devices will be cleared or not when control is switched from the control system to the standby system. This specification is made in s.
This instruction is changing from STOP to RUN when the power is turned on. For this reason there is no problem even if the instruction contact is turned off. The instruction contact becomes a dummy contact. NOP processing will be conducted when the instruction contact is turned on during program execution.

Only one of these instructions can be created in one system. Only create this instruction even if there are multiple program files. If more than one of these instructions exists then operation cannot be guaranteed.
The contents of s1 can either be 0 or 1 :
0 : Initial start mode (Clears devices outside the latch range)
1: Hot start mode (Devices and all signal flows (Operation results) are not cleared as in the initial start mode. Special relay SM and special register SD are preset

Operation In the following case an operation error occurs, the error flag SMO is set, and an error code is Errors stored in SDO:

- When a value other than 0 or 1 is specified for $s$ (Error code: 4104).

Program
CGMODE
Example
This program starts up the CPU in hot start mode when switching from the control system to the standby system.


### 10.2 Instructions for data transfer

### 10.2.1 TRUCK

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\boldsymbol{Q}^{1}$ |  |

${ }^{1}$ For Q4AR only
Devices MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | Error Flag | Number |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | FileRegister | MELSECNET/10 Direkt J $\square$ |  | Special <br> Function Module U $\square \mathbf{G} \square$ | Index Register Zn | Constants <br> K, H (16\#) | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s | - | - | - | - | - | - | - | - | - | - | - |

${ }^{1}$ Latched devices only

GX IEC Developer


GX
Developer $\square$

## Variables

| Set Data | Meaning | Data type |
| :--- | :--- | :--- |
| $s$ | Parameter block header device | BIN 16-bit |

## Functions Data transfer to the standby CPU of a redundant PLC System

## TRUCK Data trucking instruction

Trucking is the function that transmits the data from the control system Q4ARCPU device memory to the standby system Q4ARCPU device memory.
The Q4ARCPU conducts device memory tracking following the parameter block data contents stored in the devices from that specified in s during the END processing for each scan executed by this instruction.

| Control system |  |  |  |  | Standby system |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Q4ARCPU <br> Device memory |  | Q4ARCPU |  |  |  |  |

Only create one of these instructions in one system. Only create this instruction in one file even if there are multiple program files. If more than one of these instructions exists operation cannot be guaranteed.
The Q4ARCPU reads the parameter block contents at power-on or reset. (Therefore, if the parameter block contents are changed the system must be restarted up.) The parameter block is configured of multiple areas. The transfer of data in each area is controlled by one of the special relays SM1520 to SM1583.
When SM1520 is set the data specified in the first area is send to the standby system, SM1521 sends the 2nd area etc. Execute this instruction after setting the block special relays SM1520 to SM1583.
NOTE For the TRUCK instruction the same transmission triggers (SM1520 to SM1583) can be used as for the SPREF instruction.

The parameter block has the following configuration:


## Contents of the parameter block:

- Total number of areas (n)

The parameter block is a collection of multiple setting areas. This sets how many areas are contained in the parameter block.

- Number of settings in each area (m1 to mn) Multiple settings are possible in one area. Each setting consists of the device code, the number of devices and address of the header device.
- Setting areas

Each setting occupies 4 words:
1st word: Device code (see the following table)

| Device | Code | Device | Code | Device | Code | Device | Code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X | 0 | B | 5 | $\mathrm{C}^{1}$ | 10 | Z | 15 |
| Y | 1 | F | 6 | D | 11 | SB | 16 |
| M | 2 | V | 7 | W | 12 | SW | 17 |
| L | 3 | ST | 8 | R | 13 | SM | 18 |
| S | 4 | $\mathrm{~T}^{1}$ | 9 | ZR | 14 | SD | 19 |

${ }^{1}$ For timer ( T ) and counter ( C ) the contact, the coil and the current value is included.
NOTE Devices specified as local devices are not trucked.
2nd word: Number of devices
Setting is done in either decimal or hexadecimal. The bit devices are set in multiples of 16.
3rd and 4th word: Header device number, low (L) and high (H)
The settings are done in two words in either decimal or hexadecimal. Bit devices are set either to 0 or in multiples of 16 (e.g. $0,16,32, \ldots$ ).
The following restrictions apply when setting parameter blocks:

- A maximum of 64 setting areas can exists in one parameter block ( $n<=64$ ).
- The total number of settings must not exceed 2048 (m1+m2+...mn <= 2048).
- When the number of settings ( m 1 to mn ) is 0 , the number of areas is set to 0 . Setting to 0 the number of areas for which setting will not be done makes it possible to skip a area.
- The number of points in one block for which trucking can be done during one scan END processing is 48 k words. If this number is exceeded an error will be detected and trucking cannot be executed.
- When specifying a bit device as the device for which trucking will be conducted, set the device number of points and header device No. to multiples of 16.
- When a timer or counter is specified as the device to be trucked, the following formula is used to calculate the actual number of devices that will be trucked.

Trucking device number of points $=$ Set device number of points $\times(1+1 / 8)$
The „1" in parentheses represents the word information of present value data , the fraction "1/8" represents the bit information of contact or coil.

## Modes for trucking

With the special relay SM1518 two types of trucking can be selected. The selection is valid after the scan END processing that turns SM1518 off/on.
a) Batch transmission mode $(\mathrm{SM} 1518=0)$

If the standby system is using the trucking memory when the trucking is executed, the control system will execute the trucking processing after waiting for the standby system process to end. If control system CPU generates trucking processing wait time, so this amount of time will increase the scan time.
b) Repeat mode $(S M 1518=1)$

If the standby system is using the trucking memory when trucking is executed, the control system will repeatedly conduct the following END processing without executing trucking processing. The following trucking requests cannot be received while trucking processing is being repeated. The control system CPU will not generate trucking processing wait time, so the scan time is not lengthened.

## Trucking end flag

When a specified block trucking processing has been completed a special relay (SM1712 to SM1775) for each area is set for one program scan. (Area 1: SM1712, Area 2: SM1713 .... Area 64: SM1775)

Operation In the following cases an operation error occurs, the error flag SMO is set, and an error code is Errors stored in SDO:

- The file for the file register does not exist even when file register $R$ is specified in the parameter block. (Error code: 2402)
- When a value that exceeds the specification allowable range is specified. (Error code: 4104)
- When the device number of points to be trucked exceeds 48k words. (Error code: 4104)


## Program <br> Example

TRUCK
The state of the relays M0 to M95 and M320 to M639 together with the contents of the data register D0 to D29 and D600 to D699 is transmitted to the standby system. The parameter block starts at R100 and contains two areas: In the first area the internal relays are specified and in the second area are settings for the transmission of the data register. The sending of these areas is triggered by the special relays SM1520 and SM1521.

| Parameter block |  | Meaning | Remark |  |
| :---: | :---: | :---: | :---: | :---: |
| Device | Contents |  |  |  |
| R100 | 2 | Number of areas | - |  |
| R101 | 2 | Settings in area 1 | - |  |
| R102 | 2 | Settings in area 2 | - |  |
| R103 | 2 | Device code (2 = M) | Area 1 | Setting 1 |
| R104 | 96 | Number of devices |  |  |
| R105 | 0 | Header device number (M0) |  |  |
| R106 | 0 |  |  |  |
| R107 | 2 | Device code ( $2=\mathrm{M}$ ) |  | Setting 2 |
| R108 | 320 | Number of devices |  |  |
| R109 | 320 | Header device number (M320) |  |  |
| R110 | 0 |  |  |  |
| R111 | 11 | Device code (11-R) | Area 2 | Setting 1 |
| R112 | 30 | Number of devices |  |  |
| R113 | 0 | Header device number (D0) |  |  |
| R114 | 0 |  |  |  |
| R115 | 11 | Device code (11-R) |  | Setting 2 |
| R116 | 100 | Number of devices |  |  |
| R117 | 600 | Header device number (D600) |  |  |
| R118 | 0 |  |  |  |



### 10.2.2 SPREF

CPU

| AnS | AnN | AnAS) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\boldsymbol{Q}^{1}$ |  |

${ }^{1}$ For Q4AR only
Devices MELSEC Q

${ }^{1}$ Latched devices only.

EX IFC Developer


GK
Developer


## Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| s | Parameter block header device | BIN 16-bit |

## Functions

Buffer memory batch refresh instruction

## S.SPREF Buffer memory refresh

With the SPREF instruction the buffer memory contents of one or even multiple special function modules is batch read or written.
NOTE The buffer memory batch refresh instruction cannot be executed for the special function modules of remote I/O stations in MELSECNET (II), /B, /10 or the MELSECNET/MINI-S3.


In s the header device of a parameter block with settings for the data transfer is stored. The parameter block contents should be set before the SPREF instruction is executed. The parameter block is configured of multiple areas. The transfer of data specified in each area is controlled by one of the special relays SM1520 to SM1583.
When SM1520 is set the data specified in the first area is read or written, with SM1521 the specifications in the 2nd area are executed etc. The special relays SM1520 to SM1583 must be set before the execution of the SPREF instruction.
NOTE For the SPREF instruction the same transmission triggers (SM1520 to SM1583) can be used as for the TRUCK instruction.

The parameter block has the following configuration:


## Contents of the parameter block:

- Total number of areas ( n )

The parameter block is a collection of multiple setting areas. Each of these areas stores information about read/write specification, device memory type, number of points, header No. etc. This sets how many areas are contained in the parameter block.

- Number of settings in each area (m1 to mn)

Multiple settings are possible in one area. Each setting consists of the following items.

- Setting area

Each setting occupies 7 words of an area:
1st word: Module header I/O number
This specifies the header I/O No. for the object special function module. The setting is done with the first 2 digits when the number is expressed in a 3-digit hexadecimal number. (Example: A header I/O no. of X/Y100 is entered as 10H).

2nd word: Buffer memory address
Set the header address of the buffer memory in decimal or hexadecimal.
3rd word: read/write classification
The read/write classification sets whether to read or to write the buffer memory. $0=$ Read (from buffer memory to the CPU), $1=$ Write (from the CPU to the buffer memory)

4th word: Device code (see the following table)

| Device | Code | Device | Code | Device | Code | Device | Code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X | 0 | B | 5 | $\mathrm{C}^{1}$ | 10 | Z | 15 |
| Y | 1 | F | 6 | D | 11 | SB | 16 |
| M | 2 | - | - | W | 12 | SW | 17 |
| L | 3 | ST | 8 | R | 13 | SM | 18 |
| - | - | $\mathrm{T}^{1}$ | 9 | ZR | 14 | SD | 19 |

${ }^{1}$ For timer ( $T$ ) and counter (C) only the current value is included.
5th word: Number of devices
Setting is done in either decimal or hexadecimal. The bit devices are set in multiples of 16 .
6th and 7th word: Header device number, low (L) and high (H)
The settings are done in two words in either decimal or hexadecimal. Bit devices are set either to 0 or in multiples of 16 (e.g. $0,16,32, \ldots$ ).

NOTES The following restrictions apply when setting parameter blocks:

- A maximum of 64 setting areas can exists in one parameter block ( $n<=64$ ).
- The total number of settings must not exceed 2048 (m1+m2+...mn <= 2048).
- When the number of settings ( m 1 to mn ) is 0 , the number of areas is set to 0 . Setting to 0 the number of areas for which setting will not be done makes it possible to skip a area.

Operation In the following case an operation error occurs, the error flag SMO is set, and an error code is Errors
stored in SD0:

- When a value that exceeds the specificable range is specified. (Error code: 4104)


## Program <br> Example

## SPREF

The following program transfers data between the CPU and the buffer memory of two special function modules. For each module an area exists in the parameter block which is stored from File-Register R100 onwards:

- 1st area: Communication with the special function module with the module header I/O address X/Y20

The specifications in this area are fulfilled when SM1520 is set.
The contents of the buffer memory addresses 0 to 3 is read and stored in the file registers R0 to R3.

The contents of the file register R10 and R11 is written to the buffer memory addresses 10 and 11 of the special function module.

- 2nd area: Communication with the special function module with the module header I/O address X/Y100

The specifications in this area are fulfilled when SM1520 is set.
The contents of the buffer memory addresses 110 to 119 is read and stored in data registers D110 to D113.

The parameter block for this example contains the following constants:



## 11 Instructions for Special Function Modules

| Instructions | Function |
| :--- | :--- |
| Instructions for serial communication modules | Reading of received data in an interrupt program; <br> Reading, registration or deletion of user frames; <br> Transmission of data using user frames |
| Instructions for PROFIBUS/DP interface modules | Reading or writing of data from and to the buffer memory of a <br> PROFIBUS/DP interface module |
| Instructions for ETHERNET interface modules | Writing and reading of data to and from fixed buffer; <br> Opening and closing of connections, Clearing of error codes; <br> Re-initialization of the ETHERNET interface module |
| Instructions for MELSECNET/10 | Setting of stations for duplex network |
| Instructions for CC-Link | Parameter setting, <br> Setting of automatic refresh parameters <br> Reading of data from the buffer memory of an station connected <br> to CC-Link or from the PLC CPU of this station; <br> Writing of data to the buffer memory of an station connected to <br> CC-Link or to the PLC CPU of this station; <br> Reading and writing from and to the automatic updated buffer <br> memory |

### 11.1 Instructions for Serial Communication Modules

| Function | MELSEC Instruction <br> in MELSEC Editor | MELSEC Instruction <br> in IEC Editor |
| :--- | :---: | :---: |
| Reading of received data from a <br> QJ71C24 in an interrupt program | Z.BUFRCVS | BUFRCVS_M |
| Reading of user registered frames | G.GETE | GETE_M |
|  | GP.GETE | GETEP_M |
| Registration or deletion of user <br> registered frames | G.PUTE | PUTE_M |
|  | GP.PUTE | PUTEP_M |
|  | G.PRR | PRR_M |
|  | GP.PRR | PRRP_M |

### 11.1.1 BUFRCVS

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | $\bullet$ |

Devices
MELSEC Q


GXIEC Developer


GX
Developer


## Variables

| Set Data | Meaning |  |  | Range | Contents is stored by | Data <br> Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| „Un" | Head I/O address of the serial communication module (The upper two digits of an address expressed as a 3-digit number, e. g. the head address X/Y100 is set as „U10") |  |  | 0 to $\mathrm{FE}_{\mathrm{H}}$ | User | BIN 16-bit |
| s1 | Reception channel number <br> 1: Channel 1 (CH1) <br> 2: Channel 2 (CH2) |  |  | 1 or 2 |  |  |
| d1 | Head number of the devices that stores received data |  |  |  |  | Address |
|  | Set Data | Meaning | Description | Range | Contents is stored by |  |
|  | (d1)+0 | Data length | Length of the received data The unit (bytes or words) is set in the parameters. | - | System |  |
|  | $\begin{aligned} & \text { (d1)+1 } \\ & \text { to } \\ & \text { (d1) } 1 \text { n } \end{aligned}$ | Received data | In this area the data read from the receive area of the buffer memory is stored sequencely in ascending order. |  |  |  |

## Functions Reading of received data from the QJ71C24

## BUFRCVS Data read

The BUFRCVS instruction reads data sent from an external device to the communication module QJ71C24 from the buffer memory of the QJ71C24 and stores the data in the CPU module.
The BUFRCVS instruction can identify the address of the reception area in the buffer memory and read relative receive data to the area designated with d1.

When the data transfer is completed, the reception data read request ( $X 3 / X A$ ) or the reception abnormal detection signal (X4/XB) is turned off automatically. It is not necessary to turn on the reception data completion signal ( $\mathrm{Y} 1 / \mathrm{Y} 8$ ) when received data is read by the BUFRCVS instruction.

The BUFRCVS instruction is used by an interrupt program and its processing is completed in one scan. The following figure shows the timing when the BUFRCVS instruction is being executed:


NOTES When received data is read with a BUFRCVS instruction in an interrupt program, the data of the same interface can not be read again in the main program. Thus the BUFRCVS instruction cannot used together with the following instructions:

- the INPUT instruction
- the BIDIN instruction
- the FROM instruction in combination with input/output signals of the communication module The BUFRCVS and the CSET instruction cannot be executed at the same time.

The area specified with d1 in the PLC CPU must be large enough to store all data sent from the external device. If this area is to small, the data that can not be stored, is lost.

Operation When the BUFRCVS instruction is completed abnormally, the error flag SM0 is set, and an error Errors code is stored in SD0. For more information about the error codes please refer to the following manuals:

- When the error code is $4 \mathrm{FFF}_{\mathrm{H}}$ or less, please refer to chapter 13 of this manual for error diagnostics.
- When the error code is $7000_{\mathrm{H}}$ or higher, please refer to the user's manual of the serial communication module QJ71C24.

If an error occurs during data reception (indicated by the input signals $X 4$ and $X B$ ), the error code is written to the buffer memory addresses $258_{\mathrm{H}}$ and $268_{\mathrm{H}}$ of the communication module and can be used for diagnostics.

## Program Example

## BUFRCVS

The following program reads the data received via channel 1 of a QJ71C24 with the head address X/Y0 and stores the data from D200 onward. Only channel 1 issues an interrupt. When data is received, the interrupt program 50 ( 150 ) is processed. The internal relays M100 and M101 are used as interface with the main program. If data was received correctly, M100 is set. When an error occurs during reception of the data, M101 is set. Both relays are reset in the main program.


### 11.1.2 GETE, GETEP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

## Devices

MELSEC Q


EX IFC Developer


EX
Developer
 [G. GERE Un 1 se se 7

Variables

| Set Data | Meaning |  |  | Range | Contents is stored by | Data <br> Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Un | Head I/O address of the serial communication module (The upper two digits of an address expressed as a 3-digit number, e. g. the head address X/Y100 is set as „U10") |  |  | 0 to $\mathrm{FE}_{\mathrm{H}}$ | User | BIN 16-bit |
| s1 | Head number of the devices that store control data |  |  |  |  | BIN 16-bit |
|  | Set Data | Meaning | Description | Range | Contents is stored by |  |
|  | (s1) +0 | Dummy | Used by the system | 0 | - |  |
|  | (s1)+1 | Read result | Indicates whether an error has occured during execution of the instruction: 0000H: No error <br> Any value other than $0000_{\mathrm{H}}$ : An error has occured and the stored value is an error code. |  | System |  |
|  | (s1)+2 | Frame number | Number of the user frame | $\begin{gathered} 1000 \text { to } \\ 1199 \end{gathered}$ | User |  |
|  | (s1) +3 | Number of bytes to read | Max. number of bytes of the user frame that can be stored in the area specified by s2 | 1 to 80 |  |  |
|  |  | Number of read bytes | Number of bytes of the user frame that has been read | 1 to 80 | System |  |
| s2 | Head number of the devices that store the read data |  |  |  | User System | Address |
| d | Bit device which is set for one scan after completion of the GETE instruction. (d)+1 indicates an abnormal completion of the instruction. |  |  |  |  | Bit |
|  | Set Data | Meaning | Description | Range | Contents is stored by |  |
|  | (d) +0 | Instruction completed | Indicates the completion of the GETE instruction ON: Instruction completed OFF: Instruction not completed | - | System |  |
|  | (d) +1 | Instruction completed with error | Indicates the abnormal completion of the GETE instruction. <br> ON: Abnormal completion <br> OFF: Normal completion | - |  |  |

## Functions Reading of user registered frames

 GETE Data readThe GETE instruction reads data from a user frame in a serial communication module and stores the data in the PLC CPU. The head address of the communication module is specified with Un.


During GETE instruction execution, another GETE or PUTE instruction cannot be executed. If an attempt is made to execute a GETE or PUTE instruction during execution of a GETE instruction, the system waits until the execution of the instruction already being processed is completed.

Whether the execution of the GETE instruction has been finished can be checked with the devices (d) +0 and (d) +1 :

- The bit device (d)+0 turns ON at the END processing of the scan in which the GETE instruction has been completed and turns OFF at the next END processing.
- The bit device (d)+1 indicates an error during execution of the GETE instruction. When the instruction is completed normal, this device stays OFF. When an error occurs during execution of the GETE instruction, (d)+1 turns ON at the END processing of the scan in which the GETE instruction has been completed and turns OFF at the next END processing.
The following figure shows the timing when the GETE instruction is being executed:



## Operation Errors

When an error occurs during execution of the GETE instruction, the bit device (d)+1 is set and an error code is written to $(\mathrm{s} 1)+1$. For more information about the error codes please refer to the following manuals:

- When the error code is $4 \mathrm{FFF}_{\mathrm{H}}$ or less, refer to chapter 13 of this manual for error diagnostics.
- When the error code is $7000_{\mathrm{H}}$ or higher, you will find more information in the user's manual of the serial communication module.


## Program

## Example

## GETE

The following program reads data of the user frame with the number $3 E 8_{H}$ from a QJ71C24 and stores the data in the QCPU from data register D4 onward. The communication module occupies the input/output signals from X/Y80 to X/Y9F.

- IEC editors


NOTE
For the IEC editors it is neccessary to define the variables in the header of the program organ- ization unit (POU). Without variable definition it would cause compiler or checker error messages. For details see chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

- MELSEC instruction list and ladder diagram of the GX Developer

For explanation of the devices and instructions used please see the program example for the ladder diagram of the GX IEC Developer on the previous page.


### 11.1.3 PUTE, PUTEP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

Devices
MELSEC Q



GX
Developer


Variables


## Functions Registration or deletion of user frames PUTE Register or delete user frames

The PUTE instruction is used to register or delete user frames in a serial communication module. The head address of the serial communication module is specified with Un.

## Registering a user frame

When registering a user frame, write „1" to the device designated with (s1)+0. Data from the devices starting with the device designated by $s 2$ will be registered in accordance with the control data.

Since each device can store two bytes of data, the number of necessary devices equals half the number of data bytes.
If for instance six bytes are to be registered in a user frame, two additional devices must be reserved after s2:


## Deletion of a user frame

To delete the user frame, whose number is written in ( $s 1$ ) +2 , write „ $3^{\prime \prime}$ to the device designated with ( $s 1$ ) +0 .

Although the number of bytes $[(s 1)+3]$ and the area specified with $s 2$ are not used during deletion, these settings are required for the PUTE instruction format. Write any value between 1 and 80 to the device designated by (s1)+3 and choose a dummy for s2.

## Operation conditions

During execution of a PUTE instruction, it is not possible to execute another PUTE or GETE instruction. If an attempt is made to execute one of these instructions when a PUTE instruction is already being executed, the system waits until the execution of the instruction already being processed is completed.

Whether the execution of the PUTE instruction has been finished or not can be checked with the devices $(d)+0$ and $(d)+1$ :

- The bit device (d)+0 turns ON with the END processing of the scan in which the PUTE instruction has been completed and turns OFF at the next END processing.
- The bit device (d)+1 indicates an error during execution of the PUTE instruction. When the instruction is completed normal, this device stays OFF. When an error occurs during execution of the PUTE instruction, (d)+1 turns ON at the END processing of the scan in which the PUTE instruction has been completed and turns OFF at the next END processing.

The following figure shows the timing for the PUTE instruction:

| Sequence program | END processing END processing |  | END processing END processing |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Start | Completion of regis | istration/deletion |
| Registration/ deletion request |  |  |  |  |
| Instruction completed |  |  |  |  |
| Instruction completed with error |  |  | Error |  |
|  |  |  | One scan | n |

## Operation Error

When an error occurs during execution of the PUTE instruction, the bit device (d)+1 is set and an error code is written to ( s 1 ) +1 . For more information about the error codes please refer to the following manuals:

- When the error code is $4 \mathrm{FFF}_{\mathrm{H}}$ or less, please refer to chapter 13 of this manual for error diagnostics.
- When the error code is $7000_{\mathrm{H}}$ or higher, please refer to the user's manual of the serial communication module.

Program
Example

## PUTE

The following program registers data to the user frame with the number $3 \mathrm{E} 8_{\mathrm{H}}$. A QJ71C24 is used as communication module. It occupies the input/output signals from X/Y80 to X/Y9F.
NOTE
When using the IEC editors it is neccessary to define the variables in the header of the program organization unit (POU). Without variable definition it would cause compiler or checker error messages. For details see chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

- IEC editors


- MELSEC instruction list and ladder diagram of the GX Developer

For explanation of the devices and instructions used please see the program example for the ladder diagram of the GX IEC Developer on the previous pages.



### 11.1.4 PRR, PRRP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

## Devices

MELSEC Q


GX IEC Developer


GX
Developer
$\mid-1$
 [G. PRR Un s
d $\quad 1$

## Variables

| Set Data | Meaning |  |  | Range | Contents is stored by | Data Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Un | Head I/O address of the serial communication module (The upper two digits of an address expressed as a 3-digit number, e. g. the head address $\mathrm{X} / \mathrm{Y} 100$ is set as „U10") |  |  | 0 to $\mathrm{FE}_{\mathrm{H}}$ | User | BIN 16-bit |
| s | Head number of the devices that store control data. |  |  |  |  | Address |
|  | Set Data | Meaning | Description | Range | Contents is stored by |  |
|  | (s) +0 | Transmission channel | Designation of the channel used to transmit data <br> 1: Channel 1 (CH1) <br> 2: Channel 2 (CH2) | 1 or 2 | User |  |
|  | (s)+1 | Transmission result | Indicates whether an error has occured during execution of the instruction: <br> $0000_{H}$ : No error <br> Any value other than 0000 H : An error has occured and the stored value is an error code. | - | System |  |
|  | (s)+2 | Addition of CR/LF | Designate whether or not to add CR/LF to the transmission data 0 : Do not add CR/LF <br> 1: Add CR/LF | 0 or 1 | User |  |
|  | (s)+3 | Transmission pointer | Pointer to the first address of the device area which stores the data to be transmitted. | 1 to 100 |  |  |
|  | (s)+4 | Number of user frames | Designation of the number of user frames to be transmitted. | 1 to 100 |  |  |
| d | Bit device which is set for one scan after completion of the PRR instruction. (d)+1 indicates an abnormal completion of the instruction. |  |  |  |  | Bit |
|  | Set Data | Meaning | Description | Range | Contents is stored by |  |
|  | (d)+0 | Instruction completed | Indicates the completion of the PRR instruction ON: Instruction completed OFF: Instruction not completed | - | System |  |
|  | (d) +1 | Instruction completed with error | Indicates the abnormal completion of the PRR instruction ON: Abnormal completion OFF: Normal completion | - |  |  |

## Functions Transmission of user frames <br> PRR Transmit user frames

The PRR instruction transmits data using user frames to the communication module designated by Un. Information about the processing of the instruction are stored from the device designated by s. The contents of the user frames has to be set in the communication module before the PRR instruction is executed.

While a PRR instruction is being executed the following instructions cannot be executed for the same channel of the commnication module:
OUTPUT instruction, ONDEMAND instruction, BIDOUT instruction and other PRR instructions.

If an attempt is made to execute any of the above instructions while an PRR instruction is being executed, the system waits until the PRR instruction already being executed is completed.

Whether the execution of the PRR instruction has been finished can be checked with the devices (d)+0 and (d)+1:

- The bit device (d)+0 turns ON with the END processing of the scan in which the PRR instruction has been completed and turns OFF at the next END processing.
- The bit device (d)+1 indicates an error during execution of the PRR instruction. When the instruction is completed normal, this device stays OFF. When an error occurs during the execution of the PRR instruction, (d)+1 turns ON at the END processing of the scan in which the PRR instruction has been completed and turns OFF at the next END processing.

The following figure shows the timing for the PRR instruction:


Operation When an error occurs during execution of the PUTE instruction, the bit device (d)+1 is set and Error an error code is written to (s1)+1. For more information about the error codes please refer to the following manuals:

- When the error code is $4 \mathrm{FFF}_{\mathrm{H}}$ or less, please refer to chapter 13 of this manual for error diagnostics.
- When the error code is $7000_{\mathrm{H}}$ or higher, please refer to the user's manual of the serial communication module.

Program
PRR
Example The program for this example transmits data and the first five user frames. The communication module QJ71C24 is used. It occupies the input/output signals from X/Y80 to X/Y9F. The following data registers are used in the program:

| Data register | Contents | Meaning |  |  |
| :---: | :---: | :---: | :---: | :---: |
| D0 | $0^{0004}{ }_{H}$ | Number of bytes to send |  |  |
| D1 | $3412_{\mathrm{H}}$ | Data to be send |  |  |
| D2 | $\mathrm{AB56}_{\mathrm{H}}$ |  |  |  |
| D5 | $03 \mathrm{~F} 2_{\mathrm{H}}$ | Numbers of the user frames |  |  |
| D6 | $0^{03 F} 3_{H}$ |  |  |  |
| D7 | $8001_{\mathrm{H}}$ |  |  |  |
| D8 | $8000_{\mathrm{H}}$ |  |  |  |
| D9 | $041 \mathrm{~B}_{\mathrm{H}}$ |  |  |  |
| D10 | $0000_{H}$ |  |  |  |
| D11 | $0001_{\mathrm{H}}$ |  |  | (s)+0 $\quad$ Interface: CH 1 |
| D12 | $0000_{\mathrm{H}} \text { or }$ error code |  |  | (s)+1 $\quad$ Transmission result |
| D13 | $0000{ }_{H}$ |  |  | (s)+2 $\quad$ CR/LF is not added |
| D14 | $0001_{\mathrm{H}}$ |  |  | (s)+3 $\quad$ Transmission pointer |
| D15 | $0^{0005}{ }_{H}$ |  |  | (s)+4 $\quad$ Number of data frames to transmit |

NOTE
When using the IEC editors it is neccessary to define the variables in the header of the program organization unit (POU). Without variable definition it would cause compiler or checker error messages. For details see chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

- IEC editors

Ladder Diagram of the GX IEC Developer (part 1)


## Ladder Diagram of the GX IEC Developer (continued)



IEC Instruction List


- MELSEC instruction list and ladder diagram of the GX Developer

For explanation of the devices and instructions used please see the program example for the ladder diagram of the GX IEC Developer.
Ladder Diagram (GX Developer)

| MELSEC Instruction List |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC | $\begin{aligned} & \text { LD } \\ & \text { PLS } \end{aligned}$ | $\begin{aligned} & \times 50 \\ & M 50 \end{aligned}$ |  |  |
| MELSEC | LD <br> AND <br> ANI <br> MOV <br> MOV <br> MOV <br> TO <br> MOV <br> MOV <br> MOV <br> MOV <br> MOV <br> MOV <br> TO | M50 <br> $\times 9 \mathrm{E}$ <br> $\times 9 \mathrm{~F}$ <br> K4 <br> H1234 <br> H56AB <br> H8 <br> H3F2 <br> H3F3 <br> H8001 <br> H8000 <br> H41B <br> HO <br> H8 | DO <br> D1 <br> D2 <br> H400 DO <br> D5 <br> D6 <br> D7 <br> D8 <br> D9 <br> D10 <br> HOBA D5 | K3 <br> K 6 |
| MELSEC | LD <br> MOV <br> MOV <br> MOV <br> MOV <br> MOV <br> G.PRR | $\begin{aligned} & \text { M50 } \\ & \text { K1 } \\ & \text { K } \\ & \text { HO } \\ & \text { H1 } \\ & \text { H5 } \\ & \text { U8 } \end{aligned}$ | D11 <br> D12 <br> D13 <br> D14 <br> D15 <br> D11 MO |  |
| MELSEC | LD <br> MPS <br> ANI <br> An instru <br> MPP <br> AND <br> At this po with an | MO <br> M1 <br> this pos <br> M1 <br> write the in | will be execu <br> uctions that sh | hen <br> be ex |

### 11.2 Instructions for PROFIBUS/DP interface modules

| Function | MELSEC Instruction <br> in <br> MELSEC Editor | MELSEC Instruction <br> in <br> IEC Editor |
| :--- | :---: | :---: |
| Reading of data from the buffer <br> memory of a PROFIBUS/DP interface <br> module | G.BBLKRD | BBLKRD_M |
| Writing of data to the buffer memory <br> of a PROFIBUS/DP interface module | GP.BBLKRD | BBLKRDP_M |
|  | G.BBLKWR | BBLKWR_M |

### 11.2.1 BBLKRD, BBLKRDP

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | $\bullet$ |

Devices
MELSEC Q


GX IEC Developer


GX Developer
 [G.BBLKRD Un n1 d n2 J

Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| Un | Head I/O number of the PROFIBUS interface module on the base unit |  |
| n1 | Head address of the buffer memory of the PROFIBUS interface module from <br> where the reading of the data is started. | BIN 16-bit |
| d | Head address of the device area in the PLC CPU where the read data is stored | Device name |
| n2 | Number of data to read | BIN 16-bit |

## Functions Reading of data from the buffer memory of a PROFIBUS interface module BBLKRD / BBLKRDP Reading of data

The BBLKRD instruction is used to read data from the buffer memory of the PROFIBUS interface modules QJ71PB92D and QJ71PB93D. While reading, data separation is prevented.

The QJ71PB93 must be prepared for the BBLKRD instruction by setting of the output signal YOA. When the PROFIBUS module in turn sets the input signal XOA, the BBLKRD instruction can be executed. The output signal YOA must be reset when the reading of the buffer memory is completed.

Allowable ranges and designation of the devices:

- Un (Head I/O address of the PROFIBUS interface module): 0 to $\mathrm{FF}_{\mathrm{H}}$
(Only the upper two digits of the 3-digit-address are used. E. g. the head address X/Y100 is set as $10_{\mathrm{H}}$.)
- n1 (Head address in the buffer memory): The specified address must be exist.
- d (Head address of the target area): The designated device must be exist.
- n2 (Number of data to read)

For a QJ71PB92D: 1 to 960 words ( 1 to $3 C 0_{H}$ )
For a QJ71PB93D: 1 to 122 words ( 1 to $7 \mathrm{~A}_{\mathrm{H}}$ )

NOTES Only a single BBLKRD instruction can be executed in one scan.
The BBLKRD and the BBLKWR instruction (chapter 11.2.2) are working independently.
The transmision delay time increases when the BBLKRD instruction is used.
The BBLKRD instruction is not executed when the output module has not been set in the data module setting in the master station parameter.

Operation In the following cases an operation error occurs, the error flag SM0 is set, and an error code is Error stored in SDO:

- When a value that exceeds the specificable range is set for the set data (error code: 4101).
- By the addition of the head address of the buffer memory designated by n 1 and the number of data to be read designated by n2 the size of the buffer memory is exceeded (error code: 4101).
- The number of data to be read (designated by n2) is larger than the available device area starting with the head address designated by d (error code: 4101).


## Program <br> Example

BBLKRDP
When the relay M10 is set, 122 words of data are read from the buffer memory of the PROFIBUS interface module with the head I/O address X/YO. The reading is started at the buffer memory address 0 while the storage of the data is started from register D0 onward.


### 11.2.2 BBLKWR, BBLKWRP

## CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | $\bullet$ |

## Devices

 MELSEC Q

GX IEC Developer


GX
Developer


Variables

| Set Data | Meaning | Data Type |
| :--- | :--- | :--- |
| Un | Head I/O number of the PROFIBUS interface module on the base unit | BIN 16-bit |
| n1 | Head address of the buffer memory of the PROFIBUS interface module from <br> where the writing of the data is started. | Ber |
| s | Head address of the device area in the PLC CPU where the data is stored that is <br> to be send to the PROFIBUS interface module. | Device name |
| n2 | Number of data to be send to the PROFIBUS interface module | BIN 16-bit |

## Functions Writing of data to the buffer memory of a PROFIBUS interface module BBLKWR / BBLKWRP Writing of data

The BBLKWR instruction writes data to the buffer memory of the PROFIBUS interface modules QJ71PB92D and QJ71PB93D. Data separation is prevented during the write operation.
The QJ71PB93 must be prepared for the BBLKWR instruction by setting of the output signal YOB. When the PROFIBUS module in turn sets the input signal XOB, the BBLKWR instruction can be executed. After completion of the writing to the buffer memory the output signal YOB must be reset.

Allowable ranges and designation of the devices:

- Un (Head I/O address of the PROFIBUS interface module): 0 to $\mathrm{FF}_{\mathrm{H}}$
(Only the upper two digits of the 3-digit-address are used. E. g. the head address X/Y100 is set as $10_{\mathrm{H}}$.)
- n1 (Head address in the buffer memory): The specified address must be exist.

The head address for the QJ71PB93 has an offset of $100_{\mathrm{H}}$. Thus, $100_{\mathrm{H}}$ must be subtracted from the desired head address when designating $n 1$. For example the head address $100_{H}$ is specified as " $0_{H}$ " and the head address $120_{\mathrm{H}}$ is specified as „ $20_{\mathrm{H}}$.

- d (Head address of the source area): The designated device must be exist.
- n2 (Number of data to write)

For a QJ71PB92D: 1 to 960 words ( 1 to $3 \mathrm{CO}_{\mathrm{H}}$ )
For a QJ71PB93D: 1 to 122 words ( 1 to $7 A_{H}$ )

NOTES Only a single BBLKWR instruction can be executed in one scan.
The BBLKRD and the BBLKWR instruction (chapter 11.2.1) are working independently.
The transmision delay time increases when the BBLKWR instruction is used.
The BBLKRD instruction is not executed when the input module has not been set in the data module setting in the master station parameter.

Operation In the following cases an operation error occurs, the error flag SMO is set, and an error code is Error stored in SDO:

- When a value that exceeds the specificable range is set for the set data. (error code: 4101).
- By the addition of the head address of the buffer memory designated by n 1 and the number of data to write (designated by n 2 ) the size of the buffer memory is exceeded (error code: 4101).
- The number of data to be write (designated by n2) is larger than the available device area starting with the head address designated by d (error code: 4101).


## Program <br> Example

BBLKWRP
After the relay M10 is set, the contents of the data registers D0 to D121 (122 words) is written to the input area of the PROFIBUS/DP slave module QJ71PB93D. The input area starts at the buffer memory address $100_{\mathrm{H}}$. Please note that the head address designated by n 1 is specified with " $0_{\mathrm{H}}$ " in this case. The head I/O number of the PROFIBUS/DP slave module is $\mathrm{X} / \mathrm{YO}$.


### 11.3 Instructions for ETHERNET interface modules

| Function | MELSEC Instruction in MELSEC Editor | MELSEC Instruction in IEC Editor |
| :---: | :---: | :---: |
| Reading of received data from fixed buffers | ZP.BUFRCV | BUFRCV_M |
|  | Z.BUFRCVS | BUFRCVS_M |
| Sending of data to fixed buffers | ZP.BUFSND | BUFSND_M |
| Opening of a connection | ZP.OPEN | OPEN_M |
| Closing of a connection | ZP.CLOSE | CLOSE_M |
| Clearing of error information | ZP.ERRCLR | ERRCLR_M |
| Reading of error information | ZP.ERRRD | ERRRD_M |
| Reinitialization of a ETHERNET interface module | ZP.UINI | UINI_M |

### 11.3.1 BUFRCV

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | $\bullet$ |

Devices MELSEC Q


GX IEC
Developer


GX
Developer

## Variables

| Set Data | Meaning |  |  | Range | Contents is stored by | Data Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| "Un" | Head I/O address of the ETHERNET interface module (The upper two digits of an address expressed as a 3-digit number, e. g. the head address X/Y100 is set as „U10") |  |  | 0 to $\mathrm{FE}_{\mathrm{H}}$ | User | BIN 16-bit |
| s1 | Connection number |  |  | 1 to 16 |  |  |
| s2 | Head number of the devices where control data for execution of this instruction is stored. |  |  |  |  |  |
|  | Set Data | Meaning | Description | Range | Contents is stored by |  |
|  | (s2)+0 | System area | Used by the system |  |  |  |
|  | (s2)+1 | Execution result of the instruction | Indicates whether an error has occured during execution of the instruction: $0000_{\mathrm{H}}$ : No error Any value other than $0000_{\mathrm{H}}$ : An error has occured. The stored value is an error code which is explained either in the user's manual of the ETHERNET interface module or in chapter 13 of this manual. | - | System | BIN 16-bit |
| d1 | Head number of the device area where the received data is stored. |  |  |  |  | BIN 16-bit |
|  | Set Data | Meaning | Description | Range | Contents is stored by |  |
|  | (d1)+0 | Length of the received data | With procedure (binary data): Number of words read from the fixed buffer | 1 to 1017 words | System |  |
|  |  |  | With procedure (ASCII data): Number of words read from the fixed buffer | $\begin{aligned} & 1 \text { to } 508 \\ & \text { words } \end{aligned}$ |  |  |
|  |  |  | Without procedure (binary data): Number of bytes read from the fixed buffer | $\begin{gathered} 1 \text { to } 2016 \\ \text { bytes } \end{gathered}$ |  |  |
|  | $\begin{aligned} & \text { (d1)+1 to } \\ & \text { (d1)+n } \end{aligned}$ | Received data | In this area the data read from the fixed buffer is stored sequentially in ascending order. | - |  |  |
| d2 | Bit device which is set for one scan after completion of the BUFRCV instruction. (d)+1 indicates an abnormal completion of the instruction. |  |  |  |  | Bit |
|  | Set Data | Meaning | Description | Range | Contents is stored by |  |
|  | (d2)+0 | Instruction completed | Indicates the completion of the BUFRCV instruction ON: Instruction completed OFF: Instruction not completed | - | System |  |
|  | (d2)+1 | Instruction completed with error | Indicates the abnormal completion of the BUFRCV instruction ON: Abnormal completion OFF: Normal completion | - |  |  |

## Functions Reading of received data from fixed buffer (Execution of the instruction in the main program) <br> BUFRCV Data read

With the BUFRCV instruction, Data sent by an external Station to an ETHERNET interface module via fixed buffer communication can be read from the ETHERNET module and stored in the PLC CPU. The BUFRCV instruction is executed in the main program, whereas the BUFRCVS instruction is used in an interrupt program. Where the data should be stored is specified with d1:


Whether the execution of the BUFRCV instruction has been finished can be checked with the devices (d2)+0 and (d2)+1:

- The bit device (d2)+0 turns ON with the END processing of the scan in which the BUFRCV instruction has been completed and turns OFF at the next END processing.
- The bit device (d2)+1 indicates an error during execution of the BUFRCV instruction. When the instruction is completed normal, this device stays OFF. When an error occurs during the execution of the BUFRCV instruction, (d2)+1 turns ON at the END processing of the scan in which the BUFRCV instruction has been completed and turns OFF at the next END processing.

The timing for the PRR instruction is shown in the following figure:


The BUFRCV instruction can be executed when the ETHERNET interface module indicates that data has been received. One bit is reserved in the buffer memory address $5005_{\mathrm{H}}$ for each of the 16 possible connections and is set when data has been received.

NOTE It is not possible to read received data of the same connection with the BUFRCV instruction in the main programm and the BUFRCVS instruction in an interrupt program.
Operation When the BUFRCV instruction is completed abnormally, the bit device ( d 2 ) +1 is set, and an erError ror code is stored in (s2)+1. For more information about the error codes please refer to the following manuals:

- When the error code is $4 \mathrm{FFF}_{\mathrm{H}}$ or less, you will find more information in chapter 13 of this manual.
- When the error code is $\mathrm{C001}{ }_{\mathrm{H}}$ or higher, please refer to the user's manual of the ETHERNET interface module.


## BUFRCV

The following program reads received data from the fixed buffer for connection number 1. The input/output points $\mathrm{X} / \mathrm{Y} 0$ to $\mathrm{X} / \mathrm{Y} 1 \mathrm{~F}$ are occupied by the ETHERNET module.

- IEC editors (This program example is shown on the next page for the MELSEC instruction list and the ladder diagram of the GX Developer.)


NOTE For the IEC editors it is neccessary to define the variables in the header of the program organization unit (POU). Without variable definition it would cause compiler or checker error messages. For details see chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

- MELSEC instruction list and ladder diagram of the GX Developer

For explanation of the devices and instructions used please see the program example for the ladder diagram of the GX IEC Developer on the previous page.


### 11.3.2 BUFRCVS

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | $\bullet$ |

Devices MELSEC Q


GX IEC Developer


GX
Developer


## Variables

| Set Data | Meaning |  |  | Range | Contents is stored by | Data Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| „Un" | Head I/O address of the ETHERNET interface module (The upper two digits of an address expressed as a 3-digit number, e. g. the head address $\mathrm{X} / \mathrm{Y} 100$ is set as „U10") |  |  | 0 to $\mathrm{FE}_{\mathrm{H}}$ | User | BIN 16-bit |
| s1 | Connection number |  |  | 1 to 16 |  |  |
| d1 | Head number of the device area where the received data is stored. |  |  |  |  | BIN 16-bit |
|  | Set Data | Meaning | Description | Range | Contents is stored by |  |
|  | (d1) +0 | Length of the received data (Number of word or bytes read from the fixed buffer) | With procedure (binary data):) | $\begin{aligned} & 1 \text { to } 1017 \\ & \text { words } \end{aligned}$ | System |  |
|  |  |  | With procedure (ASCII data): | $\begin{aligned} & 1 \text { to } 508 \\ & \text { words } \end{aligned}$ |  |  |
|  |  |  | Without procedure (binary data): | $\begin{gathered} 1 \text { to } 2016 \\ \text { bytes } \end{gathered}$ |  |  |
|  | $\begin{aligned} & \begin{array}{l} (\mathrm{d} 1)+1 \\ \text { to } \\ \text { (d1)+n } \end{array} \end{aligned}$ | Received data | In this area the data read from the fixed buffer is stored sequentially in ascending order. | - |  |  |

## Functions Reading of received data from fixed buffer (Execution of the instruction in an interrupt program) <br> BUFRCVS Data read

With the BUFRCVS instruction, Data sent by an external Station to an ETHERNET interface module via fixed buffer communication can be read from the ETHERNET module and stored in the PLC CPU. The BUFRCVS instruction is executed in an interrupt program, whereas the BUFRCV instruction is used in the main program. Where the data should be stored is specified with d1:


The processing of the BUFRCVS instruction is completed within one scan. The following figure shows the timing of the BUFRCVS instruction:


In order to read receive data with an interrupt program, it is necessary to perform both the interrupt settings and interrupt pointer settings with parameter settings of GX (IEC) Developer.

NOTES It is not possible to read received data of the same connection with the BUFRCV instruction in the main programm and the BUFRCVS instruction in an interrupt program.

The BUFRCVS instruction can also used for an serial communication module QJ71C24 (see chapter 11.1.1). Error

Operation When the BUFRCV instruction is completed abnormally, the error flag SMO is set, and an error code is stored in SD0. For more information about the error codes please refer to the following manuals:

- When the error code is $4 \mathrm{FFF}_{\mathrm{H}}$ or less, you will find more information in chapter 13 of this manual.
- When the error code is $\mathrm{C001}{ }_{\mathrm{H}}$ or higher, please refer to the user's manual of the ETHERNET interface module.


## Program <br> Example

## BUFRCVS

The following program reads received data from the fixed buffer for connection number 2 . The head I/O number of the ETHERNET module is $\mathrm{X} / \mathrm{YO}$.


### 11.3.3 BUFSND

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | $\bullet$ |

Devices MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { Error } \\ & \text { Flag } \end{aligned}$ | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | FileRegister | MELSECNET/10 Direct J $\square$ |  | Special <br> Function <br> U $\square$ IG $\square$ | $\begin{aligned} & \text { Index } \\ & \text { Register } \\ & \mathrm{Zn} \end{aligned}$ | $\begin{aligned} & \text { Constants } \\ & \text { K, } \mathrm{H} \text { (16\#) } \end{aligned}$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s1 | - | $\bullet$ | $\bullet$ | - | - | - | - | $\bullet$ | - |  |  |
| s2 | - | $\bullet$ | - | - | - | - | - | - | - |  |  |
| s3 | - | $\bullet$ | - | - | - | - | - | - | - |  |  |
| d1 | - | $\bullet$ | - | - | - | - | - | - | - |  |  |

GX IEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MELSEC | ZP.BUFSND | $\begin{aligned} & \text { "Un" } \\ & \text { s1 } \\ & \text { s2 } \\ & \text { s3 } \\ & \text { d1 } \end{aligned}$ |  | BUFSND_M | "Un", s1, s3, s2, d1 |

## GX <br> Developer


[ZP. BUESN
"Un'
s 2
d1

## Variables

| Set Data | Meaning |  |  | Range | Contents is stored by | Data Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| „Un" | Head I/O address of the ETHERNET interface module (The upper two digits of an address expressed as a 3-digit number, e. g. the head address X/Y100 is set as „U10") |  |  | 0 to $\mathrm{FE}_{\mathrm{H}}$ | User | BIN 16-bit |
| s1 | Connection number |  |  | 1 to 16 |  |  |
| s2 | Head number of the devices where control data for execution of this instruction is stored. |  |  |  |  |  |
|  | Set Data | Meaning | Description | Range | Contents is stored by |  |
|  | (s2)+0 | System area | Used by the system |  |  |  |
|  | (s2)+1 | Execution result of the instruction | Indicates whether an error has occured during execution of the instruction: 0000 ${ }^{\text {H }}$ : No error <br> Any value other than 0000 H : An error has occured. The stored value is an error code which is explained either in the user's manual of the ETHERNET interface module or in chapter 13 of this manual. | - | System | BIN 16-bit |
| s3 | Head number of the devices where the send data is stored. |  |  |  |  | BIN 16-bit |
|  | Set Data | Meaning | Description | Range | Contents is stored by |  |
|  | (s3) +0 | Length of the data to be send | Designation of the amount of data that is to be transferred to the fixed buffer when a procedure (binary data) is used for communication. | 1 to 1017 words | User |  |
|  |  |  | Designation of the amount of data that is to be transferred to the fixed buffer when a procedure (ASCII data) is used for communication. | 1 to 508 words |  |  |
|  |  |  | Designation of the amount of data that is to be transferred to the fixed buffer when a non procedure protokoll (binary data) is used for communication. | 1 to 2046 bytes |  |  |
|  | $\begin{aligned} & (\mathrm{s} 3)+1 \text { to } \\ & (\mathrm{s} 3)+\mathrm{n} \end{aligned}$ | Data to be send | The data stored in this are is send to the ETHERNET module. | - |  |  |
| d1 | Bit device which is set for one scan after completion of the BUFSND instruction. (d)+1 indicates an abnormal completion of the instruction. |  |  |  |  | Bit |
|  | Set Data | Meaning | Description | Range | Contents is stored by |  |
|  | (d1)+0 | Instruction completed | Indicates the completion of the BUFSND instruction ON: Instruction completed OFF: Instruction not completed | - | System |  |
|  | (d1)+1 | Instruction completed with error | Indicates the abnormal completion of the BUFSND instruction ON: Abnormal completion OFF: Normal completion | - |  |  |

## Functions Sending of data to fixed buffer

 BUFSND Data sendData which is to be send through fixed buffer communication to an external device connected to an ETHERNET interface module is send to this module by the BUFSND instruction in advance. The data is stored in the PLC CPU from the device designated by (s3)+1 onward:


Whether the execution of the BUFSND instruction has been finished can be checked with the devices (d)+0 and (d)+1:

- The bit device (d)+0 turns ON at the END processing of the scan in which the BUFSND instruction has been completed and turns OFF at the next END processing.
- The bit device (d)+1 indicates an error during execution of the BUFSND instruction. When the instruction is completed normal, this device stays OFF. When an error occurs during execution of the BUFSND instruction, (d)+1 turns ON at the END processing of the scan in which the BUFSND instruction has been completed and turns OFF at the next END processing.

The following figure shows the timing when the BUFSND instruction is being executed:


The BUFSND instruction is executed when the command for this instruction switches from off to on.

## Operation Error

When the BUFRCV instruction is completed abnormally, the bit device (d1)+1 is set, and an error code is stored in (s2)+1. For more information about the error codes please refer to the following manuals:

- When the error code is $4 \mathrm{FFF}_{\mathrm{H}}$ or less, you will find more information in chapter 13 of this manual.
- When the error code is $\mathrm{COO1}_{\mathrm{H}}$ or higher, please refer to the user's manual of the ETHERNET interface module.


## Program <br> Example

## BUFSND

The following program writes data to the fixed buffer for connection 1. The head I/O number of the ETHERNET module is X/YO.

- IEC editors (On the next page the same program example is shown for the MELSEC instruction list and the ladder diagram of the GX Developer.)


NOTE For the IEC editors it is neccessary to define the variables in the header of the program organization unit (POU). Without variable definition it would cause compiler or checker error messages. For details see chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

- MELSEC instruction list and ladder diagram of the GX Developer

For explanation of the devices and instructions used please see the program example for the ladder diagram of the GX IEC Developer on the previous page.


### 11.3.4 OPEN

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | $\bullet$ |

Devices
MELSEC Q


GX IEC Developer


GX
Developer
 ZP.OPEN
"Un"
s 1 s 2 d1 J

Variables

| Set Data | Meaning | Range | Contents is <br> stored by | Data <br> Type |
| :--- | :--- | :---: | :---: | :---: |
| „U" | Head I/O address of the ETHERNET interface module <br> (The upper two digits of an address expressed as a 3-digit <br> number, e. g. the head address X/Y100 is set as „U10") | 0 to FE | User | BIN 16-bit |
|  | Connection number | 1 to 16 |  |  |

## Variables



## Variables

| Set Data | Meaning |  |  | Range | Contents is stored by | Data Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| s2 | Set Data | Meaning | Description |  |  |  |
|  | (s2)+3 | Port No. of the ETHERNET module | Designate the port No. of the ETHERNET interface module. | $\begin{gathered} 408_{\mathrm{H}} \\ \text { to } \\ 1388_{\mathrm{H}} \\ 138 \mathrm{~B}_{\mathrm{H}} \\ \text { to } \\ \mathrm{FFFE}_{\mathrm{H}} \end{gathered}$ | User | BIN 16-bit |
|  | $\begin{aligned} & (\mathrm{s} 2)+4 \\ & (\mathrm{~s} 2)+5 \end{aligned}$ | Destination IP address | IP address of the external device to communicate with. When the IP address FFFFFFFF ${ }_{H}$ is set, data is exchanged with simultaneous broadcast. | $\begin{gathered} 1_{\mathrm{H}} \\ \text { to } \\ \text { FFFFFFFF }_{\mathrm{H}} \end{gathered}$ |  |  |
|  | (s2)+6 | Destination Port No. | Port No. of the external device to communicate with. <br> ( FFFF $_{\mathrm{H}}=$ Simultaneous broadcast) | $\begin{gathered} 401_{\mathrm{H}} \\ \text { to } \\ \text { FFFF }_{\mathrm{H}} \end{gathered}$ |  |  |
|  | $\begin{aligned} & \text { (s2)+7 } \\ & \text { to } \\ & \text { (s2)+9 } \end{aligned}$ | Destination ETHERNET address | When the external device supports the ARP function set either $000000000000_{\mathrm{H}}$ or FFFFFFFFFFFFF ${ }_{H}$.When the external device support does not support the ARP function set the destination ETHERNET address. | Please see the describtion on the left. |  |  |
| d1 | Bit device which is set for one scan after completion of the OPEN instruction. (d)+1 indicates an abnormal completion of the instruction. |  |  |  |  | Bit |
|  | Set Data | Meaning | Description | Range | Contents is stored by |  |
|  | (d1) +0 | Instruction completed | Indicates the completion of the OPEN instruction ON: Instruction completed OFF: Instruction not completed | - | System |  |
|  | (d1) +1 | Instruction completed with error | Indicates the abnormal completion of the OPEN instruction ON: Abnormal completion OFF: Normal completion | - |  |  |

## Functions Opening of a connection OPEN Open connection

This instruction performs the open processing for a connection specified by s 1 for the module designated by Un.

Whether the execution of the OPEN instruction has been finished can be checked with the devices (d1)+0 and (d1)+1:

- The bit device (d1)+0 turns ON at the END processing of the scan in which the OPEN instruction has been completed and turns OFF at the next END processing.
- The bit device (d1)+1 indicates an error during execution of the OPEN instruction. When the instruction has been completed normal, this device stays OFF. When an error occurs during execution of the OPEN instruction, (d1)+1 turns ON at the END processing of the scan in which the OPEN instruction has been completed and turns OFF at the next END processing.

The following figure shows the timing when the OPEN instruction is being executed:


The OPEN instruction is executed when the command for this instruction switches from off to on.

NOTE Never execute the open/close processing using input/output signals and the OPEN or CLOSE dedicated instructions simultaneously for the same connection. It will result in malfunctions.

Operation When an error occurs during the processing of the OPEN instruction, the bit device (d1)+1 is Error set, and an error code is stored in (s2)+1. For more information about the error codes please refer to the following manuals:

- When the error code is 4 FFF H or less, you will find more information in chapter 13 of this manual.
- When the error code is $\mathrm{COO1}_{H}$ or higher, please refer to the user's manual of the ETHERNET interface module.


## Program <br> Example

## OPEN

The following program active opens the connection number 1 for TCP/IP communication. The head $\mathrm{I} / \mathrm{O}$ address of the is $\mathrm{X} / \mathrm{Y} 0$.

## NOTE

For the IEC editors it is neccessary to define the variables in the header of the program organization unit (POU). Without variable definition it would cause compiler or checker error messages. For details see chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual

- Ladder Diagram (GX IEC Developer)

For the following example it is neccesary to set the parameters with the GX (IEC) Developer in advance. Another example where the settings are made with the OPEN instruction is shown on the next page.

Setting of the parameters is done using the GX Developer or the GX IEC Developer


[^106]The settings for the connection are stored in the devices designated by (s2)+2 to (s2)+9

${ }^{1}$ Reading of the connection status ( $\mathrm{MO}=1$ : Opening of connection 1 has been completed)
${ }^{2}$ Reading of the open request ( $\mathrm{M} 20=1$ : Opening of connection 1 is requested)
${ }^{3}$ The signal to open the connection is converted to a pulse.
${ }^{4}$ The source for the parameters is set $\left(8000_{\mathrm{H}}=\right.$ Parameters are stored in (s2)+2 to (s2)+9))
5 The application setting is stored in (s2)+2.
6 The port No. of the ETHERNET module is written to (s2)+3.
7 The IP address (10.97.85.223) of the external device is stored in (s2) +4 and (s2)+5.
${ }^{8}$ In ( s 2 ) +6 the port No. of the external device is stored.
${ }^{9}$ Opening of connection 1
${ }^{10}$ M150 is set when the opening of the connection has been completed without an error.
${ }^{11} \mathrm{M} 151$ is set when an error has occured during the opening of the connection.

- IEC Instruction List

${ }^{1}$ Reading of the connection status ( $\mathrm{MO}=1$ : Opening of connection 1 has been completed)
${ }^{2}$ Reading of the open request ( $\mathrm{M} 20=1$ : Opening of connection 1 is requested)
${ }^{3}$ The signal to open the connection is converted to a pulse.
${ }^{4}$ The source for the parameters is set $\left(0000_{\mathrm{H}}=\right.$ External, $8000_{\mathrm{H}}=$ Devices $(\mathrm{s} 2)+2$ to(s2) +9$)$ )
5 The application setting is stored in (s2)+2.
${ }^{6}$ The port No. of the ETHERNET module is written to ( s 2 ) +3
7 The IP address (10.97.85.223) of the external device is stored in (s2)+4 and (s2)+5.
${ }^{8} \mathrm{In}(\mathrm{s} 2)+6$ the port No. of the external device is stored.
9 Opening of connection 1
${ }^{10} \mathrm{M} 150$ is set when the opening of the connection has been completed without an error.
${ }^{11}$ M151 is set when an error has occured during the opening of the connection.
- Ladder Diagram (GX Developer)


[^107]
## - MELSEC Instruction List



[^108]
### 11.3.5 CLOSE

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | $\bullet$ |

Devices
MELSEC Q


GX IEC Developer


GX
Developer


## Variables

| Set Data | Meaning |  |  | Range | Contents is stored by | Data Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| „Un" | Head I/O address of the ETHERNET interface module (The upper two digits of an address expressed as a 3-digit number, e. g. the head address X/Y100 is set as „U10") |  |  | 0 to $\mathrm{FE}_{\mathrm{H}}$ | User | BIN 16-bit |
| s1 | Number of the connection |  |  | 1 to 16 |  |  |
| s2 | Head number of the devices where control data for the execution of this instruction is stored |  |  |  |  |  |
|  | Set Data | Meaning | Description | Range | Contents is stored by |  |
|  | (s2)+0 | System area | Used by the system |  |  |  |
|  | (s2)+1 | Execution result of the instruction | Indicates whether an error has occured during execution of the instruction: 0000 ${ }_{\mathrm{H}}$ : No error <br> Any value other than $0000_{\mathrm{H}}$ : An error has occured. The stored value is an error code which is explained either in the user's manual of the ETHERNET interface module or in chapter 13 of this manual. | - | System | BIN 16-bit |
| d1 | Bit device which is set for one scan after completion of the CLOSE instruction. (d)+1 indicates an abnormal completion of the instruction |  |  |  |  |  |
|  | Set Data | Meaning | Description | Range | Contents is stored by |  |
|  | (d1)+0 | Instruction completed | Indicates the completion of the CLOSE instruction ON: Instruction completed OFF: Instruction not completed | - |  | Bit |
|  | (d1)+1 | Instruction completed with error | Indicates that an error has occured during the processing of the CLOSE instruction ON: Abnormal completion OFF: Normal completion | - | System |  |

## Functions Closing of a connection

## CLOSE Close connection

This instruction closes the connection specified by s1 for the module designated by Un (disconnecting connections).

Whether the execution of the CLOSE instruction has been finished can be checked with the devices (d1)+0 and (d1)+1:

- The bit device (d1)+0 turns ON at the END processing of the scan in which the CLOSE instruction has been completed and turns OFF at the next END processing.
- The bit device (d1)+1 indicates an error during execution of the CLOSE instruction. When the instruction has been completed normal, this device stays OFF. When an error occurs during execution of the CLOSE instruction, (d1)+1 turns ON at the END processing of the scan in which the CLOSE instruction has been completed and turns OFF at the next END processing.

The timing for the CLOSE instruction is shown in the following figure:


The CLOSE instruction is executed when the command for this instruction switches from off to on.

NOTE Never execute the open/close processing using input/output signals and the OPEN or CLOSE dedicated instructions simultaneously for the same connection. It will result in malfunctions.

Operation When an error occurs during the processing of the CLOSE instruction, the bit device (d1)+1 is Error set, and an error code is stored in (s2)+1. For more information about the error codes please refer to the following manuals:

- When the error code is $4 \mathrm{FFF}_{\mathrm{H}}$ or less, you will find more information in chapter 13 of this manual.
- When the error code is $\mathrm{C001}{ }_{\mathrm{H}}$ or higher, please refer to the user's manual of the ETHERNET interface module.


## Program <br> Example

## CLOSE

The following program closes the connection number 1 of the ETHERNET module with the head I/O address X/YO.

- IEC editors (On the next page the same program example is shown for the MELSEC instruction list and the ladder diagram of the GX Developer.)


NOTE For the IEC editors it is neccessary to define the variables in the header of the program organization unit (POU). Without variable definition it would cause compiler or checker error messages. For details see chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

- MELSEC instruction list and ladder diagram of the GX Developer

For explanation of the devices and instructions used please see the program example for the ladder diagram of the GX IEC Developer on the previous page.


### 11.3.6 ERRCLR

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | $\bullet$ |

Devices
MELSEC Q


GX IEC Developer


GX
Developer


## Variables

| Set Data | Meaning |  |  | Range | Contents is stored by | Data Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| "Un" | Head I/O address of the ETHERNET interface module (The upper two digits of an address expressed as a 3-digit number, e. g. the head address $\mathrm{X} / \mathrm{Y} 100$ is set as „U10") |  |  | 0 to $\mathrm{FE}_{\mathrm{H}}$ | User | BIN 16-bit |
| s1 | Head number of the devices where control data for the execution of this instruction is stored |  |  |  |  |  |
|  | Set Data | Meaning | Description | Range | Contents is stored by |  |
|  | (s1)+0 | System area | Used by the system |  |  |  |
|  | (s1)+1 | Execution result of the instruction | Indicates whether an error has occured during execution of the instruction: 0000~: No error <br> Any value other than $0000_{\mathrm{H}}$ : An error has occured. The stored value is an error code which is explained either in the user's manual of the ETHERNET interface module or in chapter 13 of this manual. | - | System |  |
|  | (s1)+2 | Error information to be cleared | Depending on the entered value an error code stored in the buffer memory is cleared and the „ERR." LED of the ETHERNET module is switched off. <br> Please refer to the description on the next page. | $0^{0000}{ }_{H}$ | User | BIN 16-bit |
|  |  |  |  | $\begin{gathered} 0001_{\mathrm{H}} \\ \text { to } \\ 0016_{\mathrm{H}} \\ 0100_{\mathrm{H}} \\ 0101_{\mathrm{H}} \\ 0102_{\mathrm{H}} \\ 0103_{\mathrm{H}} \\ \mathrm{FFFF}_{\mathrm{H}} \end{gathered}$ |  |  |
|  | (s1)+3 | Function | Choose between clearing of an error code and switching off of the „ERR." LED. <br> Please refer to the description on the next page. | $\begin{gathered} 0000_{\mathrm{H}} \\ \text { or } \\ \mathrm{FFFF}_{\mathrm{H}} \end{gathered}$ |  |  |
|  | $\begin{aligned} & (\mathrm{s} 1)+4 \\ & \text { to } \\ & (\mathrm{s} 1)+7 \end{aligned}$ | System area | Used by the system | - | System |  |
| d1 | Bit device which is set for one scan after completion of the ERRCLR instruction. (d)+1 indicates an abnormal completion of the instruction. |  |  |  |  | Bit |
|  | Set Data | Meaning | Description | Range | Contents is stored by |  |
|  | (d1)+0 | Instruction completed | Indicates the completion of the ERRCLR instruction ON: Instruction completed OFF: Instruction not completed | - | System |  |
|  | (d1)+1 | Instruction completed with error | Indicates that an error has occured during the processing of the ERRCLR instruction ON: Abnormal completion OFF: Normal completion | - |  |  |

## Functions Clearing of errorcode and turning off the „ERR." LED ERRCLR Clearing operation

The ERRCLR instruction clears an error code stored in the buffer memory of the ETHERNET interface module. When the „ERR." LED at the front side of the module is lit, this indicator is turned off after processing of the ERRCLR instruction as well. This instruction also clears the areas in the buffer memory where the communication status is stored.
Which area of the buffer memory is cleared depends on the contents of the devices designated by ( s 1 ) +2 and ( s 1 ) +3 :

| Error or communication status area |  | Contents of |  | Action that will be performed |
| :---: | :---: | :---: | :---: | :---: |
|  |  | (s1)+2 | (s2)+3 |  |
| Initial error |  | $0^{0000}{ }_{H}$ | $0^{0000}{ }_{H}$ | - The buffer memory address $69_{\mathrm{H}}$ is cleared. <br> - The „ERR." LED is switched off. |
| Error when opening an connection |  | $\begin{gathered} 0001_{\mathrm{H}} \\ \text { to } \\ 0016_{\mathrm{H}} \end{gathered}$ <br> (Number of the connection) |  | - The buffer memory address where an errorcode for the faulty connection is stored is cleared $\left(7 \mathrm{C}_{\mathrm{H}}\right.$, $86_{\mathrm{H}} \ldots$ ). <br> - The „ERR." LED is switched off. |
| Error log |  | $0^{0100}{ }_{H}$ | $\mathrm{FFFF}_{\mathrm{H}}$ | The error $\log$ (addresses $E 3_{\mathrm{H}}$ to $174_{\mathrm{H}}$ ) is cleared. |
| Communication status | Status of the protocols | $0^{0101}{ }_{H}$ |  | The buffer memory addresses from $178_{\mathrm{H}}$ to $1 \mathrm{FF}_{\mathrm{H}}$ are cleared. |
|  | E-mail receive status | $0^{0102}{ }_{H}$ |  | The buffer memory addresses from $5871_{\mathrm{H}}$ to $5 \mathrm{~B} 38_{\mathrm{H}}$ are cleared. |
|  | E-mail send status | $0^{0103}{ }_{H}$ |  | The buffer memory addresses from $5 \mathrm{~B} 39_{\mathrm{H}}$ to $5 \mathrm{CA} 0_{\mathrm{H}}$ are cleared. |
| All stored error codes or communication status areas |  | $\mathrm{FFFF}_{\mathrm{H}}$ |  | - All above mentioned buffer memory areas are cleared. <br> - The „ERR." LED is switched off. |

Whether the execution of the ERRCLR instruction has been finished can be checked with the devices (d1)+0 and (d1)+1:

- The bit device (d1)+0 turns ON at the END processing of the scan in which the ERRCLR instruction has been completed and turns OFF at the next END processing.
- The bit device (d1)+1 indicates an error during execution of the ERRCLR instruction. When the instruction has been completed normal, this device stays OFF. When an error occurs during execution of the ERRCLR instruction, (d1)+1 turns ON at the END processing of the scan in which the ERRCLR instruction has been completed and turns OFF at the next END processing.

The timing when executing the ERRCLR instruction is shown below:


Operation When an error occurs during the processing of the ERRCLR instruction, the bit device (d1)+1 Error is set, and an error code is stored in (s1)+1. For more information about the error codes please refer to the following manuals:

- When the error code is $4 \mathrm{FFF}_{\mathrm{H}}$ or less, you will find more information in chapter 13 of this manual.
- When the error code is $\mathrm{C001}{ }_{\mathrm{H}}$ or higher, please refer to the user's manual of the ETHERNET interface module.


## Program <br> Example

## ERRCLR

The following program is used to clear the error code issued for connection 1. The ETHERNET module occupies the inputs and outputs from X/Y0.

- IEC editors (On the next page this program example is shown for the MELSEC instruction list and the ladder diagram of the GX Developer.)


NOTE For the IEC editors it is neccessary to define the variables in the header of the program organization unit (POU). Without variable definition it would cause compiler or checker error messages. For details see chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

- MELSEC instruction list and ladder diagram of the GX Developer

For explanation of the devices and instructions used please see the program example for the ladder diagram of the GX IEC Developer on the previous page.


### 11.3.7 ERRRD

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | $\bullet$ |

## Devices

MELSEC Q


GX IEC Developer


GX
Developer


## Variables

| Set Data | Meaning |  |  | Range | Contents is stored by | Data Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| "Un" | Head I/O address of the ETHERNET interface module (The upper two digits of an address expressed as a 3-digit number, e. g. the head address X/Y100 is set as „U10") |  |  | 0 to $\mathrm{FE}_{\mathrm{H}}$ | User | BIN 16-bit |
| s1 | Head number of the devices where control data for the execution of this instruction is stored |  |  |  |  |  |
|  | Set Data | Meaning | Description | Range | Contents is stored by |  |
|  | (s1)+0 | System are | Used by the system |  |  |  |
|  | (s1)+1 | Execution result of the instruction | Indicates whether an error has occured during execution of the instruction: $0000_{\mathrm{H}}$ : No error <br> Any value other than $0000_{\mathrm{H}}$ : An error has occured. The stored value is an error code which is explained either in the user's manual of the ETHERNET interface module or in chapter 13 of this manual. | - | System |  |
|  | (s1)+2 | Error code to be read | Depending on the entered value an error code stored in the buffer memory is read: <br> - 0000 ${ }_{\mathrm{H}}$ : Initial error code which is entered in the buffer memory address $69_{\mathrm{H}}$. <br> - $0001_{\mathrm{H}}$ to $0016_{\mathrm{H}}$ : Error code for the connection with this number (Buffer memory address $7 \mathrm{C}_{\mathrm{H}}$, $86_{\mathrm{H}} \ldots$ ) | $\begin{gathered} 0000_{\mathrm{H}} \\ 0001_{\mathrm{H}} \\ \text { to } \\ 0016_{\mathrm{H}} \end{gathered}$ | User | BIN 16-bit |
|  | (s1)+3 | Function | Reading of the last issued error code | $0^{0000}{ }_{H}$ |  |  |
|  | (s1)+4 | Read error code | Stores the error code read from the ETHERNET module $0000_{\mathrm{H}}=$ No error Other than $0000_{\mathrm{H}}$ : error code | - | System |  |
|  | $\begin{aligned} & (\mathrm{s} 1)+5 \\ & \text { to } \\ & (\mathrm{s} 1)+7 \end{aligned}$ | System area | Used by the system | - | System |  |
| d1 | Bit device which is set for one scan after completion of the ERRRD instruction. (d) +1 indicates an abnormal completion of the instruction. |  |  |  |  | Bit |
|  | Set Data | Meaning | Description | Range | Contents is stored by |  |
|  | (d1)+0 | Instruction completed | Indicates the completion of the ERRRD instruction ON: Instruction completed OFF: Instruction not completed | - | System |  |
|  | (d1)+1 | Instruction completed with error | Indicates that an error has occured during the processing of the ERRRD instruction ON: Abnormal completion OFF: Normal completion | - |  |  |

## Functions Reading of an error code from an ETHERNET module

## ERRRD Read error code

This instruction reads error code which is stored in the buffer memory of the ETHERNET interface module with the head I/O number designated by „Un".

The device designated by (s1)+2 stores information about the buffer memory address to read from.

Whether the execution of the ERRRD instruction has been finished can be checked with the devices (d1)+0 and (d1)+1:

- The bit device (d1)+0 turns ON at the END processing of the scan in which the ERRRD instruction has been completed and turns OFF at the next END processing.
- The bit device (d1)+1 indicates an error during execution of the ERRRD instruction. When the instruction has been completed normal, this device stays OFF. When an error occurs during execution of the ERRRD instruction, (d1)+1 turns ON at the END processing of the scan in which the ERRRD instruction has been completed and turns OFF at the next END processing.
The following figure shows the timing when the ERRRD instruction is being executed:


Operation When an error occurs during the processing of the ERRRD instruction, the bit device (d1)+1 is Error set, and an error code is stored in (s1)+1. For more information about the error codes please refer to the following manuals:

- When the error code is $4 \mathrm{FFF}_{\mathrm{H}}$ or less, you will find more information in chapter 13 of this manual.
- When the error code is $\mathrm{C001}{ }_{\mathrm{H}}$ or higher, please refer to the user's manual of the ETHERNET interface module.


## Program <br> Example

## ERRRD

The following program reads the error code which is issued if the opening of connection 1 has failed. The ETHERNET module has the head I/O address X/YO.

- IEC editors (On the next page this program example is shown for the MELSEC instruction list and the ladder diagram of the GX Developer.)


IEC Instruction List


For an explanation of the devices and instructions used please see the above ladder diagram.

NOTE For the IEC editors it is neccessary to define the variables in the header of the program organization unit (POU). Without variable definition it would cause compiler or checker error messages. For details see chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

- MELSEC instruction list and ladder diagram of the GX Developer

For explanation of the devices and instructions used please see the program example for the ladder diagram of the GX IEC Developer on the previous page.


### 11.3.8 UINI

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | $\bullet$ |

Devices MELSEC Q


GX IEC Developer


GX
Developer


## Variables

| Set Data | Meaning |  |  | Range | Contents is stored by | Data Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| "Un" | Head I/O address of the ETHERNET interface module (The upper two digits of an address expressed as a 3-digit number, e. g. the head address $\mathrm{X} / \mathrm{Y} 100$ is set as „U10") |  |  | 0 to $\mathrm{FE}_{\mathrm{H}}$ | User | BIN 16-bit |
| s1 | Head number of the devices where control data for the execution of this instruction is stored |  |  |  |  |  |
|  | Set Data | Meaning | Description | Range | Contents is stored by |  |
|  | (s1) +0 | System area | Used by the system |  |  |  |
|  | (s1) +1 | Execution result of the instruction | Indicates whether an error has occured during execution of the instruction: <br> 0000 ${ }_{\mathrm{H}}$ : No error <br> Any value other than $0000_{\mathrm{H}}$ : An error has occured. The stored value is an error code which is explained either in the user's manual of the ETHERNET interface module or in chapter 13 of this manual. | - | System |  |
|  | (s1)+2 | Target of change | The bits 0 and 1 of this word device are used to specify the parameters to be changed: <br> - Bit 0: Change of the IP address of the local station (The new address is entered in (s1)+3 and (s1)+4.) <br> 0 : The IP address is not changed <br> 1: Change the IP address <br> Bit 1: Change of the operation settings (Enter the new settings in ( s 1 ) +5 .) <br> 0 : Settings are not changed <br> 1: The Settings are changed <br> Make sure to set all other bits (b2 to b15) to "0". | $\begin{gathered} 0000_{\mathrm{H}} \\ \text { to } \\ 0003_{\mathrm{H}} \end{gathered}$ |  | BIN 16-bit |
|  | $\begin{aligned} & (\mathrm{s} 1)+3 \\ & (\mathrm{~s} 1)+4 \end{aligned}$ | IP address of the locale station | New IP address of the local station | $\begin{array}{\|c\|} \hline 00000001_{\mathrm{H}} \\ \text { to } \\ \text { FFFFFFFE } \end{array}$ |  |  |
|  | (s1)+5 | Operation settings | The bits of this word device specify the operation settings: <br> - Bit 1: Communication data code setting <br> 0 : Communication in binary code <br> 1: Communication in ASCII code <br> Bit 5: Send frame setting <br> 0: ETHERNET frame <br> 1: IEEE802.3 frame <br> - Bit 6: Enable/disable writing of program when the CPU is in RUN mode <br> 0 : Writing disabled <br> 1: Writing enabled <br> Bit 8: Initial time setting <br> 0 : Do not wait for open (Communication is impossible when the CPU is stopped.) <br> 1: Always wait for open (Communication is possible when the CPU is stopped.) <br> All other bits of this device must be reset (to „0"). | User |  |  |

## Variables

| Set Data | Meaning |  |  | Range | Contents is stored by | Data Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| d1 | Bit device which is set for one scan after completion of the UINI instruction. (d)+1 indicates that an error has occured during execution of the instruction. |  |  |  |  | Bit |
|  | Set Data | Meaning | Description | Range | Contents is stored by |  |
|  | (d1) +0 | Instruction completed | Indicates the completion of the UINI instruction ON: Instruction completed OFF: Instruction not completed | - | System |  |
|  | (d1)+1 | Instruction completed with error | Indicates that an error has occured during the processing of the UINI instruction <br> ON: Abnormal completion <br> OFF: Normal completion | - |  |  |

NOTE When performing re-initial processing of the ETHERNET module only, i.e., without changing the local station IP address and operation settings, the control data should be specified so that the value $\left(O_{H}\right)$ is stored in $(s 1)+2$, the specification of target of change, before executing the UINI instruction.
The ETHERNET module clears external device address information that it has been maintaining and performs re-initial processing in order to allow data communication to restart. (The initial normal completion signal (X19) is on.)

## Functions Re-initial processing of an ETHERNET interface module

UINI Start re-initialization
The UINI instruction performs the re-initial processing of the ETHERNET module specified with Un.
Whether the execution of the UINI instruction has been finished can be checked with the devices (d1)+0 and (d1)+1:

- The bit device (d1)+0 turns ON at the END processing of the scan in which the UINI instruction has been completed and turns OFF at the next END processing.
- The bit device (d1)+1 indicates an error during execution of the UINI instruction. When the instruction has been completed normal, this device stays OFF. When an error occurs during execution of the UINI instruction, (d1)+1 turns ON at the END processing of the scan in which the UINI instruction has been completed and turns OFF at the next END processing.

The following figure shows the timing when the UINI instruction is being executed:


NOTES Please keep the following points in mind when reinitializing an ETHERNET module. (Failure to do so may cause errors in the data communication with the external devices.)

- Be sure to end all current data communication with external devices and close all connections before performing a re-initial process.
- Do not mix a re-initial processing done by writing directly into buffer memory, for instance by using a TO instruction, with a re-initial processing via UINI instruction.
Also, do not request another re-initial processing while an UINI instruction is already being executed.
- Be sure to reset external devices if the IP address of the ETHERNET module has been changed. (If an external device maintains the ETHERNET address of a device with which it communicates, the communication may not be continued after the IP address of the ETHERNET module has been changed.)

Operation When an error occurs during the processing of the UINI instruction, the bit device (d1)+1 is set, Error and an error code is stored in ( s 1 )+1. For more information about the error codes please refer to the following manuals:

- When the error code is $4 \mathrm{FFF}_{\mathrm{H}}$ or less, you will find more information in chapter 13 of this manual.
- When the error code is $\mathrm{COO1}_{\mathrm{H}}$ or higher, please see the user's manual of the ETHERNET interface module.

Program
Example

NOTES

UINI
For the ETHERNET module with the head I/O address $\mathrm{X} / \mathrm{Y} 0$ (Range from $\mathrm{X} / \mathrm{Y} 0$ to $\mathrm{X} / \mathrm{Y} 1 \mathrm{~F}$ ) a re-initial process is performed.
Only the connections 1 and 2 are used for this program example. When other connections are used the corresponding signals must be used.

For the IEC editors it is neccessary to define the variables in the header of the program organization unit (POU). Without variable definition it would cause compiler or checker error messages. For details see chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

- Ladder Diagram (GX IEC Developer)

- IEC Instruction List and MELSEC Instruction List

For explanation of the devices and instructions used please see the program example for the ladder diagram of the GX IEC Developer on the previous page.


- Ladder Diagram (GX Developer)

The devices and instructions used are explained with the program example for the ladder diagram of the GX IEC Developer shown on the previous page.


### 11.4 Instructions for MELSECNET/10

| Function | MELSEC Instruction <br> in <br> MELSEC Editor | MELSEC Instruction <br> in <br> IEC Editor |
| :---: | :---: | :---: |
| Setting of stations for duplex network | J.PAIRSET | PAIRSET_M |

### 11.4.1 PAIRSET

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\boldsymbol{Q}^{1}$ |  |

${ }^{1}$ For Q4AR only
Devices
MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { Error } \\ & \text { Flag } \end{aligned}$ | Number of steps |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | FileRegister | MELSECNET/10 Direct |  | Special <br> Function Module <br> U-\G■ | Index Register Zn | Constants$\mathrm{K}, \mathrm{H}(16 \#)$ | Other |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s1 | - | $\bullet$ | - | - | - | - | - | - | - | SMO |  |

GX IEC Developer

| MELSEC Instruction List |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: |
| MELSEC | J.PAIRSET Jn |  PAIRSET_M ${ }^{\text {ENO }}-$ <br> - $\mathrm{Jn}^{*}$  <br> -s 1  | PAIRSET_M Jn, s1 |

GX
Developer


Variables

| Set Data | Befehlswert | Data Type |
| :--- | :--- | :--- |
| Jn | Number of the network (1 to 239) |  |
| s1 | Head address of the device area where the settings for pairing are stored. <br> File register (R, ZR) or the devices T, ST, C, D and W set in latch range can be <br> used. When file registers are used, a memory card is required. | BIN 16-bit |

## Functions Pairing setting of stations

## PAIRSET Pairing setting instruction

This instruction specifies which station numbers are paired (duplexed). It is required to set up on the control station.

## Structure of the device area storing the settings

- The setting of the stations in the devices designated by s1 cannot be done in a sequence program. It is necessary to load them in the PLC CPU by peripheral devices in advance.
- Four words are used regardless of the number of stations connected.
- It is only possible to pair two stations with neighbouring station numbers. For pairing, set in s 1 the bit designating the station with the higher number.
- Each bit in the devices designated by ( $s 1$ 1)+0 to ( $s 1$ )+3 stands for a station number between 1 and 64:

| Set Data | Bits |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | b15 | b14 | b13 | b12 | b11 | b10 | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| (s1) +0 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| (s1)+1 | 32 | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 |
| (s1)+2 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | 39 | 38 | 37 | 36 | 35 | 34 | 33 |
| (s1)+3 | 64 | 63 | 62 | 61 | 60 | 59 | 58 | 57 | 56 | 55 | 54 | 53 | 52 | 51 | 50 | 49 |

NOTES The pairing setting instruction is valid only on control stations. Any settings on normal stations are voided.

If in a redundant system consisting of Q4ARCPUs the control systems network module fails to data-link due to cable connection breakage, switching from control system to standby system is done only when pairing setting has been performed.

Program Example

PAIRSET
Pairing is performed for the stations 1 and 2 as well as for the stations 4 and 5 of a redundant system:


The settings are stored in the data registers D0 to D3. Bit 1 (b1) of D0 is set for the pairing of
the stations 1 and 2 whereas b4 is set for the pairing of the stations 4 and 5 :

| Set Data | Bits |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | b15 | b14 | b13 | b12 | b11 | b10 | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| D0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |
| D1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| D2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| D3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |



NOTE For the IEC editors it is neccessary to define the variables in the header of the program organization unit (POU). Without variable definition it would cause compiler or checker error messages. For details see chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

### 11.5 Instructions for CC-Link

| Function | MELSEC Instruction in MELSEC Editor | MELSEC Instruction in IEC Editor |
| :---: | :---: | :---: |
| Parameter setting for a CC-Link network (A series) | G.RLPA | RLPA_MD |
|  | GP.RLPA | RLPA_P_MD |
| Parameter setting for a CC-Link network and start of the data link (System Q) | G.RLPASET | RLPASET_MD |
|  | GP.RLPASET | RLPASET_P_MD |
| Setting of automatic refresh parameters (A series) | G.RRPA | RRPA_MD |
|  | G.RRPA | RRPA_P_MD |
| Reading from the buffer memory of an intelligent device station or the device memory of the PLC CPU | G.RIRD | RIRD_MD |
|  | GP.RIRD | RIRD_P_MD |
| Writing to the buffer memory of an intelligent device station or the device memory of the PLC CPU | G.RIWT | RIWT_MD |
|  | GP.RIWT | RIWT_P_MD |
| Reading from the buffer memory of an intelligent device station (with handshake) | G.RIRCV | RIRCV_MD |
|  | GP.RIRCV | RIRCV_P_MD |
| Writing to the buffer memory of an intelligent device station (with handshake) | G.RISEND | RISEND_MD |
|  | GP.RISEND | RISEND_P_MD |
| Write to the automatic updated buffer memory | G.RITO | RITO_MD |
|  | GP.RITO | RITO_P_MD |
| Read from the automatic updated buffer memory | G.RIFR | RIFR_MD |
|  | GP.RIFR | RIFR_P_MD |

### 11.5.1 RLPA (A series)

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |  |  |

## Devices

MELSEC A


GX IEC
Developer


## GX

## Developer



For further information about the programming of dedicated instructions using the MELSEC editors please refer to chapter 3.3 of this manual.

## Variables

| Set Data | Meaning |  |  |  | Range | Contents is stored by | Data Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| n | Head I/O address of the CC-Link master module (The upper two digits of an address expressed as a 3-digit number, e. g. the head address $\mathrm{X} / \mathrm{Y} 100$ is set as $10_{\mathrm{H}}$ ) |  |  |  | 0 to $\mathrm{FE}_{\mathrm{H}}$ | User | BIN 16-bit |
| d1 | Head number of devices which store link parameters |  |  |  |  |  | BIN 16-bit |
|  | Set Data | Mea | aning | Description | Range | Contents is stored by |  |
|  | (d1)+0 | Syn mod | chronous de | - 0: No synchronous mode <br> - 1: Synchronous mode | 0 or 1 | User |  |
|  | (d1)+1 | Num <br> con <br> stat | mber of nected tions | Set the number of slave stations connected to the master module of CC-Link. | 1 to 64 | User |  |
|  | (d1)+2 | Slav <br> sett <br> (1st | ve station ings station) | Please see the table on the next page. |  |  |  |
|  | (d1) +3 | Slav <br> sett <br> (2n | ve station ings d station) |  |  |  |  |
|  | $\bullet$ | $\bullet$ |  | $\bullet$ |  |  |  |
|  |  | Slave station settings (Last station) |  | Please see the table on the next page. |  |  |  |
|  |  |  | Sending buffer size | Number of devices exchanged between master station and local or intelligent device stations. | Depends on the module used |  |  |
|  |  | $\begin{aligned} & \mathrm{s} \\ & \mathrm{t} \end{aligned}$ | Receiving buffer size |  |  |  |  |
|  |  | $\begin{aligned} & \mathrm{l} \\ & \mathrm{o} \\ & \mathrm{c} \\ & \mathrm{a} \\ & \mathrm{l} \\ & \mathrm{~s} \\ & \mathrm{t} \\ & \mathrm{a} \\ & \mathrm{t} \\ & \mathrm{i} \\ & \mathrm{o} \\ & \mathrm{n} \end{aligned}$ | Automatic updating buffer size | Number of devices of the automatic updating buffer used for communication between master station and local or intelligent device stations. |  |  |  |
|  | $\bullet$ | - | - | $\bullet$ | - |  |  |
|  | (d1)+(n-2) | L | Sending buffer size | The same as for station 1 | Depends on the module used |  |  |
|  | (d1)+(n-1) | t | Receiving buffer size |  |  |  |  |
|  | (d1) + n | $\begin{aligned} & \mathrm{a} \\ & \mathrm{t} \\ & \mathrm{i} \\ & \mathrm{o} \\ & \mathrm{n} \end{aligned}$ | Automatic updating buffer size |  |  |  |  |
| d2 | Bit device which is set for one scan after completion of the RLPA instruction. |  |  |  | 0 or 1 | System | Bit |

## Number of points required for d1:

Two points are occupied for the selection of the synchronous mode in (d1)+0 and the designation of the number of connected stations in (d1)+1. For each station one point is required for the station settings. In addition three points are used for each local or intelligent device station to set the buffer sizes.

## Slave station settings

For each station a word device ((d1)+2, (d1)+6, (d1)+10, ...) is reserved which contains settings for this station:

| Meaning | Description | Wertebereich |
| :---: | :---: | :---: |
| Slave station settings |  | $\begin{gathered} \text { b0 to b7: } \\ 1-64 \\ \left(01_{\mathrm{H}}-40_{\mathrm{H}}\right) \\ \text { b8 to b11: } \\ 1-4 \\ \text { b12 to b15: } \\ 0-2 \end{gathered}$ |

NOTES $\quad$ For the sending/receiving buffer size, specify a number 7 words larger than the size actually required for communication.
For the automatic updating buffer size, allocate the necessary size for the individual intelligent device station.

Among the intelligent device station, set 0 for the automatic updating buffer size for the stations where the automatic updating function is not provided or not used.
If the RLPA instruction is executed again in RUN mode to change the network parameters, the new data is not used for communication with the slave station. After the A series CPU has been switched to STOP/PAUSE and then to RUN, the new network parameters will be used for communication with the slave stations.
Execution of the RLPA instruction automatically starts the data link.
When the RLPA instruction is executed, interlocking must be provided using the unit error signal ( XnO ) and the unit ready signal ( XnF ) which indicate whether the CC-Link unit is ready.

## Execution Conditions

When the LEDA instruction is used, the RLPA instruction is executed every scan while the write command is ON.
When the LEDB instruction is used, the RLPA instruction is executed only one scan on the leading edge (OFF -> ON) of the write command.

RLPA
This program sets the following network parameters to the CC Link master module with the head I/O number of X/Y000.

| Parameter | Setting | Value | Device for storing data |
| :--- | :--- | :--- | :---: |
| Synchronous mode | Valid | 1 | D1000 |
| Number of connected stations | 1 module | 1 | D1001 |
| Stations settings | Slave station type | Intelligent device <br> station | 2 |
|  | No. of occupied <br> stations | 1 station | 1 |

- IEC editors (On the next page this program example is shown for the MELSEC instruction list and the ladder diagram of the GX Developer.)

- MELSEC instruction list and ladder diagram of the GX Developer

For explanation of the devices and instructions used please see the program example for the ladder diagram of the GX IEC Developer on the previous page.


### 11.5.2 RLPASET (System Q)

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | $\bullet$ |

Devices MELSEC Q


## GX IEC

 Developer| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC | G.RLPASET | $\begin{aligned} & \text { Un } \\ & \text { s1 } \\ & \text { s2 } \\ & \text { s3 } \\ & \text { s4 } \\ & \text { s5 } \\ & d \end{aligned}$ |  | RLPASET_MD Un, s1, s2, s3, s4, d |

GX
Developer


1 $\vdash$ [G. RLPASET

$$
\left.\begin{array}{llllll}
s 1 & s 2 & s 3 & s 4 & s 5 & d
\end{array}\right]
$$

$\qquad$

## Variables

| Set Data | Meaning |  |  | Range | Contents is stored by | Data Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Un | Head I/O address of the CC-Link master module (Only the upper two digits of an address expressed as a 3-digit number are entered, e. g. the head address $\mathrm{X} / \mathrm{Y} 100$ is set as $10_{\mathrm{H}}$ ) |  |  | 0 to $\mathrm{FE}_{\mathrm{H}}$ | User | BIN 16-bit |
| s1 | Head number of the devices where control data for the execution of this instruction is stored. |  |  |  |  | Address |
|  | Set Data | Meaning | Description | Range | Contents is stored by |  |
|  | (s1)+0 | Execution result of the instruction | Indicates whether an error has occured during execution of the instruction: 0000 ${ }^{\text {H }}$ : No error Any value other than 0000 : Error code | - | System |  |
|  | (s1)+1 | Validation of the settings | The first four bits are used to specify whether the settings made in s2 to s5 are valid or invalid: <br> Bit $0=1$ :Slave station settings (s2) <br> Bit 1 = 1:Reserved station specifications (s3) <br> Bit $2=1$ :Error invalid station specifications (s4) <br> Bit 3 = 1:Send, receive and automatic refresh buffer assignment data (s5) <br> For the settings marked as invalid the default parameters will be applied. | 0 to F | User |  |
|  | (s1)+2 | Number of connected modules | Set the number of connected slave stations (including the reserved stations) | 1 to 64 |  |  |
|  | (s1)+3 | Number of retries | Set the number of retries to a communication faulty station. | 1 to 7 |  |  |
|  | (s1)+4 | Number of automatic return modules | Set the number of slave modules which after a failure can be returned automatically to the link within one link scan. | 1 to 10 |  |  |
|  | (s1) +5 | Operation specification when the PLC CPU has stopped | Specifies the data link status when a master station PLC CPU error occurs. <br> 0: Stop <br> 1: Continue | 0 or 1 |  |  |
|  | (s1)+6 | Scan mode specification | Choose betwen the synchronous and the asynchrous mode <br> 0 : The data link is synchronous to the scan of the sequence program <br> 1: The data link is asynchronous to the scan of the sequence program. | 0 or 1 |  |  |
|  | (s1)+7 | Delay time setting | Link scan intervall (Unit: $50 \mu \mathrm{~s}$ ) | 0 to 100 |  |  |

## Variables

| Set Data | Meaning |  | Range | Contents is stored by | Data <br> Type |
| :---: | :---: | :---: | :---: | :---: | :---: |
| s2 | Head device of the area where slave station settings are stored. |  |  |  | Address |
|  | Set Data | Meaning | Description | Contents is stored by |  |
|  | (s2)+0 | Settings for station No. 1 | See the table at page 93 Make the settings for as much modules as are specified in (s1)+2 as number of connected modules. | User |  |
|  | (s2)+1 | Settings for station No. 2 |  |  |  |
|  | $\bullet$ | - |  |  |  |
|  | (s2)+62 | Settings for station No. 63 |  |  |  |
|  | (s2)+63 | Settings for station No. 64 |  |  |  |
| s3 | Head device of the area where specifications for reserved stations are stored. Perform the setting for all stations up to the largest station number set in s2. |  |  |  | Address |
|  | Set Data | Meaning | Description | Contents is stored by |  |
|  | (s3) +0 | Setting for station No.'s 1 - 16 | Specify a reserved station by setting the bit for the corresponding station number (see the table at page 93). <br> Specify only the head station number of a module that occupies 2 or more stations. <br> No station is reserved in the default parameter setting. | User |  |
|  | (s3)+1 | Setting for station No.'s 17 - 32 |  |  |  |
|  | (s3)+2 | Setting for station No.'s 33 - 48 |  |  |  |
|  | (s3)+3 | Setting for station No.'s 49-64 |  |  |  |
| s4 | Head device of the area where specifications for error invalid stations are stored. Perform the setting for all stations up to the largest station number set in s2. |  |  |  | Address |
|  | Set Data | Meaning | Description | Contents is stored by |  |
|  | (s4)+0 | Setting for station No.'s 1 - 16 | When the error of a station should be ignored, set the bit for the corresponding station number (see the table at page 93). Specify only the head station number of a module that occupies 2 or more stations. <br> The reserved station number is given the higher priority if both error invalid station and reserved station specifications are made for the same station. <br> No error invalid station is set in the default parameter setting. | User |  |
|  | (s4)+1 | Setting for station No.'s 17 - 32 |  |  |  |
|  | (s4)+2 | Setting for station No.'s 33 - 48 |  |  |  |
|  | (s4)+3 | Setting for station No.'s 49-64 |  |  |  |

## Variables

| Set Data | Meaning |  |  |  | Range | Contents is stored by | Data Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| s5 | Head device of the area where settings for the buffer memory size are stored. Perform the settings for stations specified in s2 as local stations and intelligent device stations. Start with the smallest station number. |  |  |  |  |  | Address |
|  | Set Data | Meaning |  | Description | Range | Contents is stored by |  |
|  | (s5)+0 | $\begin{gathered} \mathrm{F} \\ \mathrm{i} \\ \mathrm{r} \\ \mathrm{~s} \\ \mathrm{t} \\ \mathrm{~m} \\ \mathrm{o} \\ \mathrm{~d} \\ \mathrm{u} \\ \mathrm{l} \\ \mathrm{e} \end{gathered}$ | Send buffer size | Specify the buffer size needed for communication between the master station and local stations or intelligent device stations. <br> The maximum size of the send and receive buffer together is 4096 words $\left(1000_{\mathrm{H}}\right)$. <br> For the sending/receiving buffer size, specify a number 7 words larger than the size actually required for communication. | $\begin{gathered} 0_{\mathrm{H}}: \\ \text { No buffer } \\ 40_{\mathrm{H}} \text { to } \\ 1000_{\mathrm{H}} \\ \text { (64 to } \\ 4096 \text { words) } \\ \text { Default set- } \\ \text { ting: } 40_{\mathrm{H}} \end{gathered}$ | User |  |
|  | (s5)+1 |  | Receive buffer size |  | $\begin{gathered} 0_{\mathrm{H}}: \\ \text { No buffer } \\ 40_{\mathrm{H}} \text { to } \\ 1000_{\mathrm{H}} \\ (64 \text { to } \\ 4096 \text { words }) \\ \text { Default set- } \\ \text { ting: } 40_{\mathrm{H}} \end{gathered}$ |  |  |
|  | (s5)+2 |  | Automatic refresh buffer size | Number of points of the automatic refresh buffer used for communication between the master station and local stations or intelligent device stations. <br> The size of the automatic updating buffer must be equal to the size necessary for the individual intelligent device station. | $\begin{gathered} 0_{\mathrm{H}}: \\ \mathrm{No} \text { buffer } \\ 80_{\mathrm{H}} \text { to } \\ 1000_{\mathrm{H}} \\ (128 \text { to } \\ 4096 \text { words }) \\ \text { Default set- } \\ \text { ting: } 80_{\mathrm{H}} \end{gathered}$ |  |  |
|  | $\bullet$ | - | - |  | - |  |  |
|  | (s5)+75 | $\begin{aligned} & \mathrm{T} \\ & \mathrm{w} \end{aligned}$ | Send buffer size | The same as for the 1st module. |  |  |  |
|  | (s5)+76 | $\left.\begin{gathered} e \\ n \\ \mathrm{t} \end{gathered} \right\rvert\,$ | Receive buffer size |  |  |  |  |
|  | (s5)+77 | $\begin{gathered} \mathrm{x} \\ \mathrm{t} \\ \mathrm{~m} \\ \mathrm{o} \\ \mathrm{~d} \\ \mathrm{u} \\ \mathrm{l} \\ \mathrm{e} \end{gathered}$ | Automatic refresh buffer size |  |  |  |  |
| d | Bit device which is set for one scan after completion of the RLPASET instruction. (d)+1 indicates that an error has occured during execution of the instruction. |  |  |  |  |  | Bit |
|  | Set Data |  | aning | Description | Range | Contents is stored by |  |
|  | (d) +0 |  | truction mpleted | Indicates the completion of the RLPASET instruction ON: Instruction completed OFF: Instruction not completed | 0 or 1 | System |  |
|  | (d) +1 |  | truction mpleted with or | Indicates that an error has occured during the processing of the RLPASET instruction ON: Abnormal completion OFF: Normal completion | 0 or 1 |  |  |

## Slave station settings

For each station a word device ((s2)+0 to (s2)+63) is reserved which contains settings for this station:

| Meaning | Description | Range |
| :---: | :---: | :---: |
| Settings for 1 to 64 modules |  | $\begin{gathered} \text { b0 to b7: } \\ 1-64 \\ \left(01_{\mathrm{H}}-40_{\mathrm{H}}\right) \\ \text { b8 to b11: } \\ 1-4 \\ \text { b12 to b15: } \\ 0-2 \end{gathered}$ |

The default parameter settings for (s2)+0 to (s2)+63 are „0101 ${ }_{H}$ " bis „ $0140_{H}{ }^{*}$. (Station number 1 to 64 , one station occupied, remote I/O station)

## Designation of the station number in s3 and s4

Each bit of the four word devices used for s3 and s4 represents one station:

| Set Data | Bit |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | b15 | b14 | b13 | b12 | b11 | b10 | b9 | b8 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| $\begin{aligned} & (s 3)+0 \\ & (s 4)+0 \end{aligned}$ | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| $\begin{aligned} & (\mathrm{s} 3)+1 \\ & (\mathrm{~s} 4)+1 \end{aligned}$ | 32 | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 |
| $\begin{aligned} & \text { (s3)+2 } \\ & (\mathrm{s} 4)+2 \end{aligned}$ | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | 39 | 38 | 37 | 36 | 35 | 34 | 33 |
| $\begin{aligned} & (\mathrm{s} 3)+3 \\ & (\mathrm{~s} 4)+3 \end{aligned}$ | 64 | 63 | 62 | 61 | 60 | 59 | 58 | 57 | 56 | 55 | 54 | 53 | 52 | 51 | 50 | 49 |

The numbers 1 to 64 in the table indicate a station number. When a bit is set the corresponding station is selected.

## Functions Parameter setting for a CC-Link Network and start of the data link RLPASET Parameter setting instruction



1. The network parameters stored in (s1) to (s5) are send to master module of the CC-Link designated by Un using the RLPASET instruction.
2. The received settings are checked by the master module.
3. If the settings are correct, the data link is started.
4. The device specified by (d) is set.

It is only possible to execute one RLPASET instruction at a time.

## Number of required devices

The following numbers of devices are required for the RLPASET instruction:

- s1: 8 word devices
- s2: 64 word devices
- s3: 4 word devices
- s4: 4 word devices
- s5: 78 word devices

Please note the required areas for ( s 1 ) to ( s 5 ) during programming.
An example:
Four slave stations are connected to a master module. In the Q02CPU mounted in the PLC of the master station the data link registers D0 to D12287 are available. If D12284 is designated as head device for ( s 2 ) because there are only four slave stations, the execution of the RLPASET instruction will result in an error with the code 4101. This is because the PLC CPU always checks the range for 64 stations (D12284 to D12347 in this example) and in this case the available range is exceeded.
Whether the execution of the RLPASET instruction has been finished can be checked with the devices (d1)+0 and (d1)+1:

- The bit device (d1)+0 turns ON at the END processing of the scan in which the RLPASET instruction has been completed and turns OFF at the next END processing.
- The bit device (d1)+1 indicates an error during execution of the RLPASET instruction. When
the instruction has been completed normal, this device stays OFF. When an error occurs during execution of the UINI instruction, (d1)+1 turns ON at the END processing of the scan in which the RLPASET instruction has been completed and turns OFF at the next END processing.

The following figure shows the timing when the RLPASET instruction is executed and all stations are normal:


The timing for the RLPASET instruction in the case of a faulty station is shown below:


Operation In the following cases an operation error occurs, the error flag SMO is set, and an error code is Error stored in SD0:

- When the module designated by (Un) is not a special function module. (error code: 2112)
- When an attempt was made to execute an unsupported instruction. (error code: 4002)
- When the number of devices in the instruction is incorrect. (error code: 4003)
- When the instruction specifies a device that cannot be used. (error code: 4004)
- When the instruction contains data that cannot be used. (error code: 4100)
- When the number of points for data used in the instruction exceeds the available range, or storage data and constants of a device specified by the instruction exceeds the available range (including dummy devices). (error code: 4101)


## RLPASET

This program transfers the network parameter to the master station occupying the head I/O number X/Y000. The CC-Link network consists of three slave stations:


The devices designated by (s1) to (s5) are holding the following values:

| Parameter |  |  | Setting | Set value | Allocated device |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Control data for the execution of the instruction | (s1)+1 | Validation of the settings | All settings are valid. | 15 | D1 |
|  | (s1)+2 | Number of connected modules | 3 slave modules | 3 | D2 |
|  | (s1)+3 | Number of retries | 3 times | 3 | D3 |
|  | (s1)+4 | Number of automatic return modules | 1 module | 1 | D4 |
|  | (s1)+5 | Operation specification when the PLC CPU has stopped | Stop | 0 | D5 |
|  | (s1)+6 | Scan mode specification | Asynchonous | 0 | D6 |
|  | (s1)+7 | Delay time setting | $0 \mu \mathrm{~s}$ | 0 | D7 |
| Settings for slave stations | (s2)+0 | Settings for the first station | Local station, occupies 1 station, Station No. 1 | ${ }^{2101}{ }_{\text {H }}$ | D10 |
|  | (s2)+1 | Settings for the second station | Remote I/O station, occupies 1 station, Station No. 2 | $102^{\text {H }}$ | D11 |
|  | (s2)+2 | Settings for the third station | Remote I/O station, occupies 1 station, Station No. 3 | $103_{\mathrm{H}}$ | D12 |
| Reserved stations | (s3)+0 | Selection of reserved stations | Station No. 3 is reserved (bit 2 is set) | 4 | D80 |
|  | (s3)+1 |  |  | 0 | D81 |
|  | (s3)+2 |  |  | 0 | D82 |
|  | (s3)+3 |  |  | 0 | D83 |
| Error invalid stations | (s4)+0 | Specification of error invalid stations | Station No. 2 (bit 1 is set) | 2 | D90 |
|  | (s4)+1 |  |  | 0 | D91 |
|  | (s4)+2 |  |  | 0 | D92 |
|  | (s4)+3 |  |  | 0 | D93 |
| Buffer sizes | (s5)+0 | Send buffer of the first local station (Station No. 1) | 100 words | $64^{4}$ | D100 |
|  | (s5)+1 | Receive buffer of the first local station (Station No. 1) | 100 words | $64^{\text {H }}$ | D101 |
|  | (s5)+2 | Automatic refresh buffer of the first local station (Station No. 1) | Not used | $0^{H}$ | D102 |

The contents of the data registers D1 to D102 must be set according to the above table before the RLPA instruction is called.

- IEC editors (On the next page this program example is shown for the MELSEC instruction list and the ladder diagram of the GX Developer.)


IEC Instruction List



#### Abstract

NOTE For the IEC editors it is neccessary to define the variables in the header of the program organization unit (POU). Without variable definition it would cause compiler or checker error messages. For details see chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.


- MELSEC instruction list and ladder diagram of the GX Developer

For explanation of the devices and instructions used please see the program example for the ladder diagram of the GX IEC Developer.


### 11.5.3 RRPA (A series)

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |  |  |

## Devices

MELSEC A


GX IEC
Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC | LEDA/LEDB <br> SUB <br> LEDC <br> LEDR | $\begin{aligned} & \text { RRPA } \\ & n \\ & d \end{aligned}$ | RRPA_MD EN $\mathrm{n}^{*} \quad$ ENO d 1 | RRPA_MD $n, d$ |

GX
Developer

For further information about the programming of dedicated instructions using the MELSEC editors please refer to chapter 3.3 of this manual.

## Variables



* Set „0" or a multiple of „16" for the device number of bit devices $(X, Y, M, B)$ and the number
of automatic refresh points. Otherwise an error will occur. (However, when „0" is set as number of refresh points the corresponding device will not be refreshed.)

In d+5, d+13 etc. the device of the PLC CPU which corresponds to a device of the CC-Link module is set. For example, internal relays (M) can be used to indicate the status of remote inputs ( $R X$ ).

| Code | Device | Code | Device |
| :---: | :---: | :---: | :---: |
| 0 | - | 5 | T |
| 1 | X | 6 | C |
| 2 | Y | 7 | D |
| 3 | M | 8 | W |
| 4 | B | 9 | R |

## Functions Setting of automatic refresh parameter

## RRPA Parameter setting instruction

The RRPA instruction sets the devices and numbers of points on which automatic refresh will be performed between the CPU and master/local module. When FROM/TO instructions are used to read or write data from and to the master/local module, the execution of the RRPA instruction is not needed.

- Data exchange between PLC CPU and the master station

- Data exchange between PLC CPU and a local station


When the RRPA instruction is executed, the automatic refresh settings are registered to the CPU and automatic refresh is performed between the CPU and master/local module.

The RRPA instruction is executed only once after the RUN mode was entered. If several RRPA instructions are set for the same module, the settings done with the first instruction are valid. If you want to change the settings, perform the RRPA instruction with the new parameters. After the CPU has been switched to STOP/PAUSE and then to RUN again, the new automatic refresh parameters are used for refreshing.
To refresh all the areas of the remote registers (RWw and RWr) write „0" as the head number to $d+8$ and „ 512 " as the number of points to $d+11$.

NOTE The following system configuration is used to explain the refreshing of the remote registers:


All 256 words (for 64 station) of RWw within the RW area are occupied even if the total number of stations is less than 64. The head of RWr therefore comes after those 256 RWw points.

*1: RWw area (8 points) of the station No. 1 and 2 (Remote I/O station)
*2: RWw area (8 points) of the station No. 3 (Remote device station)
*3: 242 points of the RWw area are occupied automatically by the system
*4: RWr area (8 points) of the station No. 1 and 2 (Remote I/O station)
*5: RWr area (8 points) of the station No. 3 (Remote device station)

## Setting of refreshed devices SB and SW:

- Allocate refreshed devices of the PLC CPU to the special relays (SB) and special registers (SW). Please note the direction of the refreshing: SB0000 to SB003F are refreshed from the CPU to the master module, and SB0040 to SB00FF are refreshed from the master module to the CPU.
- File register (R) cannot be specified as refreshed devices for SB and SW. If file registers are set for SB or SW and written to the CPU, an instruction code error occurs and the CPU is inoperative.
- The device range set for refreshed devices in SB or SW should not be specified as a latch range. If the device range set for refreshed devices in SB or SW is specified as a latch range, normal operation may not be performed due to undefined data at power-on/reset.
- The SB and SW refresh ranges set with the RRPA instruction during power-on cannot be changed.


## Execution Conditions

When the LEDA instruction is used, the RRPA instruction is executed every scan while the write command is ON.
When the LEDB instruction is used, the RRPA instruction is executed only one scan on the leading edge (OFF -> ON) of the write command.
$\begin{array}{ll}\text { Operation In the following cases an operation error occurs, the error flag M9011 is set, and the error code } \\ \text { Error } & \text { " } 50 \text { is stored in D908. (The error code „503" is written to D9001 when using an AnUCPU and }\end{array}$ to D9092 when using a AnSHCPU.)

- The device code is „0" or other than 1 to 9 .
- The head number of a bit device is not „0" or is not a multiple of 16.
- The number of refresh points is not a multiple of 16 .

Program
Example

RRPA
The following program sets the auomatic refresh parameters to the master module allocated to the I/O numbers X/Y000 to X/Y01F. The settings are stored from file register D1000 onward:

| Parameter |  | Setting | Set data | Data storage device |
| :---: | :---: | :---: | :---: | :---: |
| RX | Head number | 0 | $\mathrm{O}_{\mathrm{H}}$ | D1000 |
|  | Device of the PLC CPU | X (Code: 1) | $1_{H}$ | D1001 |
|  | Head number of the CPU side device | XAO | $\mathrm{AO}_{\mathrm{H}}$ | D1002 |
|  | Number of refresh points | 32 | 32 | D1003 |
| RY | Head number | 0 | $\mathrm{O}_{\mathrm{H}}$ | D1004 |
|  | Device of the PLC CPU | Y (Code: 2) | $2^{H}$ | D1005 |
|  | Head number of the CPU side device | YAO | $\mathrm{AO}_{\mathrm{H}}$ | D1006 |
|  | Number of refresh points | 48 | 48 | D1007 |
| RW | Head number | 0 | $\mathrm{O}_{\mathrm{H}}$ | D1008 |
|  | Device of the PLC CPU | D (Code: 7) | $7_{\mathrm{H}}$ | D1009 |
|  | Head number of the CPU side device | D160 | 160 | D1010 |
|  | Number of refresh points | 272 | 272 | D1011 |
| SB | Head number | 0 | $\mathrm{O}_{\mathrm{H}}$ | D1012 |
|  | Device of the PLC CPU | M (Code: 3) | 3 H | D1013 |
|  | Head number of the CPU side device | M160 | 160 | D1014 |
|  | Number of refresh points | 256 | 256 | D1015 |
| SW | Head number | 0 | $\mathrm{O}_{\mathrm{H}}$ | D1016 |
|  | Device of the PLC CPU | W (Code: 8) | $8_{H}$ | D1017 |
|  | Head number of the CPU side device | WAO | $\mathrm{AO}_{\mathrm{H}}$ | D1018 |
|  | Number of refresh points | 256 | 256 | D1019 |

The contents of the data registers D1000 to D1019 must be set according to the above table before the RRPA instruction is called.


### 11.5.4 RIRD (A series)

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |  |  |

## Devices

MELSEC A


GX IEC Developer


GX
Developer


## Variables

| Set Data | Meaning |  |  | Range | Contents is stored by | Data Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| n1 | Head I/O address of the CC-Link master/local module (The upper two digits of an address expressed as a 3-digit number, e. g. the head address $\mathrm{X} / \mathrm{Y} 100$ is set as $10_{\mathrm{H}}$ ) |  |  | 0 bis $\mathrm{FE}_{\mathrm{H}}$ | User | BIN 16-bit |
| n2 | Station number of the remote station, where data is read from <br> Range: When the RIRD instruction is executed in the master station: 1 to 64 When the RIRD instruction is executed in a local station: 0 to 64 |  |  |  | User | BIN 16-bit |
| d1 | Head number of the devices where control data for the execution of this instruction and read data is stored. |  |  |  |  | BIN 16-bit |
|  | Operand | Meaning | Description | Range | Contents is stored by |  |
|  | (d1) +0 | Execution result of the instruction | Indicates whether an error has occured during execution of the instruction: 0000 ${ }_{\mathrm{H}}$ : No error Any value other than $0000_{\mathrm{H}}$ : An error has occured. The stored value is an error code which is explained in the user's manual of the CC-Link module. | - | System |  |
|  | (d1) + 1 | Number of points to read | Specify the number of data (unit:words) to read-out. This number depends on the type of CPU module mounted in the station where the data is read from: <br> AnU, QnA series, System Q: max. 480 words All other CPUs: max. 32 words | $\begin{gathered} 1 \text { to } 480 \\ 1 \text { to } 32 \end{gathered}$ | User |  |
|  | (d1)+2 | Access code | For a master module with software version A to H <br> Set „0004H" to access the buffer memory of an intelligent device station. <br> Set „2004 ${ }_{\mathrm{H}}$ " to access the random access buffer memory of a local station. | $\begin{gathered} 0004_{\mathrm{H}} \\ \text { or } \\ 2004_{\mathrm{H}} \end{gathered}$ |  |  |
|  |  |  | For a master module with software version J or higher <br> A device code is stored in the | Higher byte: see the table below |  |  |
|  |  | Device code and access code | upper 8 bits of this device. <br> The access code which, specifies whether to access the buffer memory of a CC-Link module $\left(04_{\mathrm{H}}\right)$ or a CPU device $\left(05_{\mathrm{H}}\right)$, is entered in the lower 8 bits. | Lower byte: $\begin{gathered} 04_{\mathrm{H}} \\ \text { or } \\ 05_{\mathrm{H}} \end{gathered}$ |  |  |
|  | (d1)+3 | Head address | For a master module with software version A to H <br> Head address of the buffer memory | Depends on the accessed station |  |  |
|  |  |  | - For a master module with software version J or higher Head address of the buffer memory or first device number |  |  |  |
|  | $\begin{aligned} & (\mathrm{d} 1)+4 \\ & \text { bis } \\ & \text { (d1)+n } \end{aligned}$ | Storage area for the read data | The size of this area is determined by the number of points to read stored in (d1)+1. | - | System |  |

Variables

| Set Data | Meaning |  |  | Range | Contents is stored by | Data Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| d2 | Bit device which is set for one scan after completion of the RIRD instruction. (d2)+1 indicates that an error has occured during execution of the instruction. |  |  |  |  | Bit |
|  | Operand | Meaning | Description | Range | Contents is stored by |  |
|  | (d2) +0 | Instruction completed | Indicates the completion of the RIRD instruction ON: Instruction completed OFF: Instruction not completed | - | System |  |
|  | (d2)+1 | Instruction completed with error | Indicates that an error has occured during the processing of the RIRD instruction <br> ON: Abnormal completion <br> OFF: Normal completion | - |  |  |

From software version $J$ of the master module two codes (both stored in (d1)+2) are used to specify the data to read: The access code selects whether access is made to the buffer memory of a CC-Link module or the device memory in the CPU module. With the device code the area of the buffer memory or the device is designated:

- Access to the buffer memory of a CC-Link module (Access code: $04_{\mathrm{H}}$ )

| Access to |  | Device code |  |  |  |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Buffer memory in an intelligent device station |  |  |  | Random access buffer | $00_{\mathrm{H}}$ |
| Buffer memory in a master or local station | Remote inputs | $20_{\mathrm{H}}$ |  |  |  |
|  | Remote outputs | $21_{\mathrm{H}}$ |  |  |  |
|  | Remote register | $22_{\mathrm{H}}$ |  |  |  |
|  | Special link relays | $24_{\mathrm{H}}$ |  |  |  |
|  | Special link register | $63_{\mathrm{H}}$ |  |  |  |

- Access to the device memory of a CPU module (Access code: $05_{\mathrm{H}}$ )

Devices not indicated in the following table are not accessible. To access a bit device, specify "0" or a multiple of „16" as head device. Otherwise an error will occur.

| Devices |  | Device type |  | Device code |
| :---: | :---: | :---: | :---: | :---: |
| Name | Symbol | Bit | Word |  |
| Inputs | X | $\bigcirc$ |  | $0^{\text {H }}$ |
| Outputs | Y | $\bigcirc$ |  | 02 ${ }_{H}$ |
| Internal relays | M | $\bigcirc$ |  | $03_{\mathrm{H}}$ |
| Latch relays | L | $\bigcirc$ |  | $83_{\mathrm{H}}$ |
| Link relays | B | $\bigcirc$ |  | $23_{\mathrm{H}}$ |
| Timer (contact) |  | $\bigcirc$ |  | $0^{\text {H }}$ |
| Timer (coil) | T | $\bigcirc$ |  | $0 \mathrm{~A}_{\mathrm{H}}$ |
| Timer (present value) |  |  | $\bigcirc$ | $0 \mathrm{C}_{\mathrm{H}}$ |
| Counter (contact) |  | $\bigcirc$ |  | $11_{\mathrm{H}}$ |
| Counter (coil) | C | - |  | $12_{\mathrm{H}}$ |
| Counter (present value) |  |  | $\bigcirc$ | $14_{\text {H }}$ |
| Data register | D |  | $\bigcirc$ | $0^{4}{ }_{H}$ |
| Link register | W |  | $\bigcirc$ | $24^{\text {H }}$ |
| File register | R |  | $\bigcirc$ | $8^{4}$ |

## Functions Read from buffer memory of intelligent device station or from device memory of PLC CPU RIRD Data read

The RIRD instruction reads data from the buffer memory on an intelligent device station connected to the CC-Link. When a master module with a software version from J onward is used, it is also possible to access the device memory of the PLC CPU mounted in the other station.

The head address of the buffer memory or the head device is designated by (d1)+3. The station number of the other station is designated by n2. This station is connected to the master/ local station specified at n1. The read data is stored in the CPU, which executes the RIRD instruction, to the devices starting from (d1)+4. The number of data to read is designated by (d1) +1 .

- Function with software version A to H :

- Additional function with software version J and later:


Whether the execution of the RIRD instruction has been finished can be checked with the devices (d2)+0 and (d2)+1:

- The bit device (d2)+0 turns ON at the END processing of the scan in which the RIRD instruction has been completed and turns OFF at the next END processing.
- The bit device (d2)+1 indicates an error during execution of the RIRD instruction. When the instruction has been completed normal, this device stays OFF. When an error occurs during execution of the RIRD instruction, (d2)+1 turns ON at the END processing of the scan in which the RIRD instruction has been completed and turns OFF at the next END processing.

The following figure shows the timing when the RIRD instruction is being executed:


It is possible to execute RIRD instructions for multiple stations at the same time, but the same intelligent device station or local station cannot be accessed simultaneously from more than one station.

Set the network parameters by executing the RLPA instruction before executing an RIRD instruction.

When „0" or a value ouside the range from 1 to 480 is entered as number of data to read in (d1) +1 , the device (d2) +1 is set at the completion of the RIRD instruction, thereby indicating an error.

## Execution Conditions

When the LEDA instruction is used, the RIRD instruction is executed every scan while the read command is ON.
When the LEDB instruction is used, the RIRD instruction is executed only one scan on the leading edge (OFF -> ON) of the read command.

Note that the read processing executed by the RIRD instruction will take time for several scans before the processing is completed. Therefore, execute the next RIRD instruction only after the completion device (d2)+0 has been switched on.

## Program Example <br> RIRD <br> The following program is executed in the PLC CPU of the master station. It reads the contents of the buffer memory address $1 \mathrm{A8}_{\mathrm{H}}$ from an intelligent device station with the station No. 1. The master module of the CC-Link occupies the I/O numbers from X/Y000 to X/Y01F.



For further information about the programming of dedicated instructions using the MELSEC editors please refer to chapter 3.3 of this manual.

### 11.5.5 RIRD (QnA series and System Q)

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

Devices
MELSEC Q



GX
Developer


## Variables

| Set Data | Meaning |  |  | Range | Contents is stored by | Data Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Un | Head I/O address of the CC-Link master/local module (The upper two digits of an address expressed as a 3-digit number, e. g. the head address $\mathrm{X} / \mathrm{Y} 100$ is set as $10_{\mathrm{H}}$ ) |  |  | 0 to $\mathrm{FE}_{\mathrm{H}}$ | User | BIN 16-bit |
| S | Head number of the devices where control data for the execution of this instruction is stored |  |  |  |  | BIN 16-bit |
|  | Set Data | Meaning | Description | Range | Contents is stored by |  |
|  | (s) +0 | Execution result of the instruction | Indicates whether an error has occured during execution of the instruction: $0000_{\mathrm{H}}: \text { No error }$ <br> Any value other than $0000_{\mathrm{H}}$ : An error has occured. The stored value is an error code which is explained in the user's manual of the CC-Link module. | - | System |  |
|  | (s) +1 | Station number | Staton number of the remote station, where data is read from | 0 to 64 | User |  |
|  | (s)+2 | Acces code | For a A/Q series master module with software version A to H Set "0004 ${ }_{H}$ " to access the buffer memory of an intelligent device station. <br> Set "2004H" to access the buffer memory of a local station. | $\begin{gathered} 0004_{\mathrm{H}} \\ \text { or } \\ 2004_{\mathrm{H}} \end{gathered}$ |  |  |
|  |  |  | For a A/Q series master module with software version J or higher or a module of System Q | Higher byte: see the table below |  |  |
|  |  | Device code and access code | A device code is stored in the upper 8 bits of this device. The access code which, specifies whether to access the buffer memory of a CC-Link module $\left(04_{\mathrm{H}}\right)$ or a CPU device $\left(05_{\mathrm{H}}\right)$, is entered in the lower 8 bits. | Lower byte: <br> ${ }^{04}{ }_{H}$ <br> or <br> $0^{05} \mathrm{H}$ |  |  |
|  |  |  | For a A/Q series master module with software version A to H Head address of the buffer memory | Depends on |  |  |
|  | (s)+3 | Head address | For a A/Q series master module with software version J or higher or a module of System Q Head address of the buffer memory or first device number | accessed station |  |  |
|  | (s)+4 | Number of points to read | Specify the number of data (unit:words) to read-out. <br> This number depends on the type of CPU module mounted in the station where the data is read from: <br> AnU, QnA series, System Q: max. 480 words <br> All other CPUs: max. 32 words | $\begin{gathered} 1 \text { to } 480 \\ 1 \text { to } 32 \end{gathered}$ |  |  |
| d1 | Head address of the area where the read data is stored |  |  |  | User | BIN 16-bit |

## Variables

| Set Data | Meaning |  |  | Range | Contents is stored by | Data Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| d2 | Bit device which is set for one scan after completion of the RIRD instruction. (d2)+1 indicates that an error has occured during execution of the instruction. |  |  |  |  | Bit |
|  | Set Data | Meaning | Description | Range | Contents is stored by |  |
|  | (d2) +0 | Instruction completed | Indicates the completion of the RIRD instruction ON: Instruction completed OFF: Instruction not completed | - | System |  |
|  | (d2)+1 | Instruction completed with error | Indicates that an error has occured during the processing of the RIRD instruction <br> ON: Abnormal completion <br> OFF: Normal completion | - |  |  |

From software version J of the master module two codes (both stored in $\mathrm{s}+2$ ) are used to specify the data to read: The access code selects whether access is made to the buffer memory of a CC-Link module or the device memory in the CPU module. With the device code the area of the buffer memory or the device is designated:

- Access to the buffer memory of a CC-Link module (Access code: $04_{\mathrm{H}}$ )

| Access to |  | Device code |  |  |  |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Buffer memory in an intelligent device station |  |  |  | Random access buffer | $00_{\mathrm{H}}$ |
| Buffer memory in a master or local station | Remote inputs | $20_{\mathrm{H}}$ |  |  |  |
|  | Remote outputs | $21_{\mathrm{H}}$ |  |  |  |
|  | Remote register | $22_{\mathrm{H}}$ |  |  |  |
|  | Link special relays | $24_{\mathrm{H}}$ |  |  |  |
|  | Link special register | $63_{\mathrm{H}}$ |  |  |  |

- Access to the device memory of a CPU module (Access code: $05_{\mathrm{H}}$ )

Devices not indicated in the following table are not accessible. To access a bit device, specify "0" or a multiple of „16" as head device. Otherwise an error will occur.

| Device |  | Device type |  | Unit | Device code |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Name | Symbol | Bit | Word |  |  |
| Inputs | X | $\bigcirc$ |  | Hexadecimal | $00_{H}$ |
| Outputs | Y | $\bigcirc$ |  |  | $02_{\mathrm{H}}$ |
| Internal relays | M | $\bigcirc$ |  | Decimal | $03_{\mathrm{H}}$ |
| Latch relays | L | $\bigcirc$ |  |  | $83_{\mathrm{H}}$ |
| Link relays | B | $\bigcirc$ |  | Hex. | $23_{H}$ |
| Timer (contact) | T | $\bigcirc$ |  | Decimal | $09_{\text {H }}$ |
| Timer (coil) |  | $\bigcirc$ |  |  | $0 A_{H}$ |
| Timer (present value) |  |  | $\bigcirc$ |  | $0 \mathrm{C}_{\mathrm{H}}$ |
| Retentive Timer (contact) | ST | $\bigcirc$ |  |  | $89_{\text {H }}$ |
| Retentive Timer (coil) |  | $\bigcirc$ |  |  | $8 \mathrm{~A}_{\mathrm{H}}$ |
| Retentive Timer (present value) |  |  | $\bigcirc$ |  | $8 \mathrm{C}_{\mathrm{H}}$ |
| Counter (contact) | C | $\bigcirc$ |  | Decimal | $11_{\mathrm{H}}$ |
| Counter (coil) |  | $\bigcirc$ |  |  | $12_{H}$ |
| Counter (present value) |  |  | $\bigcirc$ |  | $14_{H}$ |
| Data register | D |  | $\bigcirc$ |  | $0^{4}$ |
| Link register | W |  | $\bigcirc$ | Hex. | $24^{\text {H }}$ |


| Device |  | Device type |  | Unit | Device code |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Name | Symbol | Bit | Word |  |  |
| File register | R |  | - | Decimal | $84_{H}$ |
| Special link relay | SB | - |  | Hexadeci- | $63_{\mathrm{H}}$ |
| Special link register | SW |  | $\bullet$ |  | $64_{H}$ |
| Special relay | SM | - |  | Decim | $43_{H}$ |
| Special register | SD |  | - | Decima | $44_{H}$ |

## Functions Read from buffer memory of intelligent device station or from device memory of PLC CPU RIRD Data read

The RIRD instruction reads data from the buffer memory of an intelligent device connected to the CC-Link. When a master module with a software version from J onward or a CC-Link module of the MELSEC System $Q$ is used, it is also possible to access the PLC CPU device memory of another station connected to the CC-Link network.
The head address of the buffer memory or the head device is designated by ( $s$ ) +3 . The station number of the other station is designated by $(\mathrm{s})+1$. This station is connected to the master/local station specified at Un. The read data is stored in the CPU which executes the RIRD instruction to the devices starting from d1. The number of data to read is designated by $(\mathrm{s})+4$.

- Accessing the buffer memory of an CC-Link module

- Accessing the device memory in the PLC CPU of another station on CC-Link


Whether the execution of the RIRD instruction has been finished can be checked with the devices (d2)+0 and (d2)+1:

- The bit device (d2)+0 turns ON at the END processing of the scan in which the RIRD instruction has been completed and turns OFF at the next END processing.
- The bit device (d2)+1 indicates an error during execution of the RIRD instruction. When the instruction has been completed normal, this device stays OFF. When an error occurs during execution of the RIRD instruction, (d2)+1 turns ON at the END processing of the scan in which the RIRD instruction has been completed and turns OFF at the next END processing.

The following figure shows the timing when the RIRD instruction is being executed:


It is possible to execute RIRD instructions for multiple stations at the same time, but it is not possible to access the same intelligent device station or local station simultaneously from more than one station.

Operation In the following cases an operation error occurs, the error flag SMO is set, and an error code is Error stored in SDO:

- When the module specified by Un is not an intelligent function module or a special function module.
(error code: QnA series 2110, System Q 2112)
- When an attempt was made to execute an unsupported instruction (error code: 4002)
- When the number of devices in the instruction is incorrect. (error code: 4003)
- When the instruction specifies a device that cannot be used. (error code: 4004)
- When the area designated by s contains data that cannot be used. (error code: 4100)
- When the number of data set to be used exceeds the allowable range. (error code: 4101)
- When the storage data or constants of the device specified with the instruction exceeds the allowable range (error code: 4101)
- For QnA series only: To many CC-Link related dedicated instructions are used. (error code: 4107).
- For QnA series only: The parameters for CC-Link are not set. (error code: 4108)

RIRD
The following program is executed in the PLC CPU of the master station. When the input X0 is set the contents of 10 buffer memory addresses is read from the intelligent device station with the station number, starting with the buffer memory address $100_{\mathrm{H}}$. The read data is stored in the PLC CPU from data register DO onward. The head I/O number of the master module of CC-Link is $\mathrm{X} / \mathrm{Y} 40$.

- IEC editors (On the next page this program example is shown for the MELSEC instruction list and the ladder diagram of the GX Developer.)


NOTE For the IEC editors it is neccessary to define the variables in the header of the program organization unit (POU). Without variable definition it would cause compiler or checker error messages. For details see chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

- MELSEC instruction list and ladder diagram of the GX Developer

For explanation of the devices and instructions used please see the program example for the ladder diagram of the GX IEC Developer on the previous page.


### 11.5.6 RIWT (A series)

## CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  |  |  |  |

## Devices

MELSEC A


GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC | LEDA/LEDB SUB SUB LEDC LEDC LEDR | $\begin{aligned} & \text { RIWT } \\ & \text { n1 } \\ & \text { n2 } \\ & \text { d1 } \\ & \text { d2 } \end{aligned}$ |  | RIWT_MD n1, n2, d1, d2 |

GX
Developer


## Variables

| Set Data | Meaning | Range | Contents is <br> stored by | Data <br> Type |
| :--- | :--- | :---: | :---: | :---: |
| $n 1$ | Head I/O address of the CC-Link master/local module <br> (The upper two digits of an address expressed as a 3-digit <br> number, e. g. the head address X/Y100 is set as $\left.10_{\mathrm{H}}\right)$ | 0 to FE $\mathrm{H}_{\mathrm{H}}$ | User | BIN 16-bit |
| n 2 | Station number of the remote station, where data is written to <br> Range: When the RIRD instruction is executed in the master station: 1 to 64 <br> When the RIRD instruction is executed in a local station: 0 to 64 | User | BIN 16-bit |  |

## Variables



From software version J of the master module two codes (both stored in (d1)+2) are used to specify the target for the data: The access code selects whether data is written to the buffer memory of a CC-Link module or the device memory in the CPU module. With the device code the area of the buffer memory or the devices, which will be overwritten, is designated:

- Writing to the buffer memory of a CC-Link module (Access code: 04 ${ }_{\mathrm{H}}$ )

| Access to |  | Device code |
| :--- | :--- | :---: |
| Buffer memory in an intelligent device station | Random access buffer | $00_{\mathrm{H}}$ |
|  | Remote inputs | $20_{\mathrm{H}}$ |
|  | Remote outputs | $21_{\mathrm{H}}$ |
|  | Remote register | $22_{\mathrm{H}}$ |
|  | Special link relays | $24_{\mathrm{H}}$ |
|  | Special link register | $63_{\mathrm{H}}$ |

- Access to the device memory of a CPU module (Access code: $05_{\mathrm{H}}$ )

Devices not indicated in the following table are not accessible. To access a bit device, specify "0" or a multiple of „16" as head device. Otherwise an error will occur.

| Devices |  | Device type |  | Device code |
| :---: | :---: | :---: | :---: | :---: |
| Name | Symbol | Bit | Word |  |
| Inputs | X | $\bigcirc$ |  | $00_{\text {H }}$ |
| Outputs | Y | $\bigcirc$ |  | $02_{\mathrm{H}}$ |
| Internal relays | M | $\bigcirc$ |  | $03_{\mathrm{H}}$ |
| Latch relays | L | $\bigcirc$ |  | $83_{\mathrm{H}}$ |
| Link relays | B | $\bigcirc$ |  | $23_{\mathrm{H}}$ |
| Timer (contact) |  | $\bigcirc$ |  | $09_{H}$ |
| Timer (coil) | T | $\bigcirc$ |  | $0 \mathrm{~A}_{\mathrm{H}}$ |
| Timer (present value) |  |  | $\bigcirc$ | $0 \mathrm{C}_{\mathrm{H}}$ |
| Counter (contact) |  | $\bigcirc$ |  | $11_{\mathrm{H}}$ |
| Counter (coil) | C | $\bigcirc$ |  | $12_{H}$ |
| Counter (present value) |  |  | $\bigcirc$ | $14_{H}$ |
| Data register | D |  | $\bigcirc$ | $0^{4}$ |
| Link register | W |  | $\bigcirc$ | ${ }^{24} \mathrm{H}$ |
| File register | R |  | $\bigcirc$ | $84_{H}$ |

## Functions Write to buffer memory of intelligent device station or to device memory of PLC CPU RIWT Data write

The RIRD instruction writes data to the buffer memory of an intelligent device station connected to the CC-Link. When a master module with a software version from J onward is used, it is also possible to write to the device memory of the PLC CPU mounted in the other station.

The station number of the other station is designated by n2. This station is connected to the master/local station specified at $n 1$. The data for this station is stored in the CPU, which executes the RIWT instruction, in the devices starting from (d1)+4. The number of data to write is designated by (d1)+1. The head address of the buffer memory or the head number of the devices is designated by (d1)+3.

- Function with software version A to H :

- Additional function with software version J and later:


Whether the execution of the RIWT instruction has been finished can be checked with the devices (d2)+0 and (d2)+1:

- The bit device ( d 2 ) +0 turns ON at the END processing of the scan in which the RIWT instruction has been completed and turns OFF at the next END processing.
- The bit device (d2)+1 indicates an error during execution of the RIWT instruction. When the instruction has been completed normal, this device stays OFF, but when an error occurs during execution of the RIWT instruction, (d2)+1 turns ON at the END processing of the scan in which the RIWT instruction has been completed and turns OFF at the next END processing.

The following figure shows the timing when the RIRD instruction is being executed:


It is possible to execute RIWT instructions for multiple stations at the same time, but it is not possible to access the same intelligent device station or local station simultaneously from more than one station.

Set the network parameters by executing the RLPA instruction before executing an RIWT instruction.
When „0" or a value ouside the range from 1 to 480 is entered as number of data to write in (d1) +1 , the device (d2) +1 is set at the completion of the RIRD instruction, thereby indicating an error.

## Execution Conditions

When the LEDA instruction is used, the RIWT instruction is executed every scan while the read command is ON.
When the LEDB instruction is used, the RIWT instruction is executed only one scan on the leading edge (OFF $->\mathrm{ON}$ ) of the read command.

Note that the write processing executed by the RIWT instruction will take time for several scans before the processing is completed. Therefore, execute the next RIWT instruction only after the completion device (d2)+0 has been switched on.

The following program, which is executed by the PLC CPU of the master station, writes the value „ 10 " to the address $111_{H}$ and the value „ 20 " to the address $112_{H}$ of the buffer memory of an intelligent device station bearing the station number 1. The master module of the CC-Link occupies the I/O numbers from X/Y000 to X/Y01F.


For further information about the programming of dedicated instructions using the MELSEC editors please refer to chapter 3.3 of this manual.

### 11.5.7 RIWT (QnA series and System Q)

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

Devices
MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | FileRegister | MELSECNET/10 Direct J $\square \square$ |  | Special <br> Function <br> UDIGロ | $\begin{gathered} \text { Index } \\ \text { Register } \\ \mathrm{Zn} \end{gathered}$ | $\begin{aligned} & \text { Constants } \\ & \text { K, } \mathrm{H}(16 \#) \end{aligned}$ | Other | $\begin{aligned} & \text { Error } \\ & \text { Flag } \end{aligned}$ | Number of steps |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s | - | $\bullet$ | - | - | - | - | - | - | - | SMO | 8 |
| d1 | - | $\bullet$ | - | - | - | - | - | - | - |  |  |
| d2 | $\bullet$ | - | - | - | - | - | - | - | - |  |  |


| GX IEC Developer | MELSEC Instruction List |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: |
|  | MELSEC |  |  | RIWT_MD Un, s, d1, d2 |

GX
Developer


## Variables

| Set Data | Meaning |  |  | Range | Contents is stored by | Data Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Un | Head I/O address of the CC-Link master/local module (The upper two digits of an address expressed as a 3-digit number, e. g. the head address $\mathrm{X} / \mathrm{Y} 100$ is set as $10_{\mathrm{H}}$ ) |  |  | 0 to $\mathrm{FE}_{\mathrm{H}}$ | User | BIN 16-bit |
| S | Head number of the devices where control data for the execution of this instruction is stored |  |  |  |  | BIN 16-bit |
|  | Set Data | Meaning | Description | Range | Contents is stored by |  |
|  | (s) +0 | Execution result of the instruction | Indicates whether an error has occured during execution of the instruction: <br> 0000 ${ }_{\mathrm{H}}$ : No error <br> Any value other than 0000 H : An error has occured. The stored value is an error code which is explained in the user's manual of the CC-Link module. | - | System |  |
|  | (s)+1 | Station number | Station number of the remote station, where data is written to. | 0 to 64 | User |  |
|  | (s)+2 | Access code | - For a $A / Q$ series master module with software version A to H Set "0004 ${ }_{\mathrm{H}}$ " to write to the buffer memory of an intelligent device station. <br> Set „2004 ${ }_{H}$ " to write to the buffer memory of a local station. | $\begin{gathered} 0004_{\mathrm{H}} \\ \text { or } \\ 2004_{\mathrm{H}} \end{gathered}$ |  |  |
|  |  |  | - For a A/Q series master module with software version J or higher or a module of System Q | Higher byte: see the table below |  |  |
|  |  | Device code and access code | A device code is stored in the upper 8 bits of this device. The access code, which specifies whether to access the buffer memory of a CC-Link module $\left(04_{\mathrm{H}}\right)$ or a CPU device $\left(05_{\mathrm{H}}\right)$, is entered in the lower 8 bits. | Lower byte: $04_{\mathrm{H}}$ or $05_{\mathrm{H}}$ |  |  |
|  |  |  | - For a A/Q series master module with software version A to H Head address of the buffer memory | Depends |  |  |
|  | (s) | Head address | - For a A/Q series master module with software version J or higher or a module of System Q Head address of the buffer memory or head device | accessed station |  |  |
|  | (s) +4 | Datenlänge | Specify the number of data (unit:words) to write. <br> This number depends on the type of CPU module mounted in the station where the data is written to: AnU, QnA series, System Q: max. 480 words All other CPUs: max. 32 words | $\begin{gathered} 1 \text { to } 480 \\ 1 \text { to } 10 \end{gathered}$ |  |  |
| d1 | Head address of the area where the write data is stored |  |  |  | User | BIN 16-bit |

## Variables

| Set Data | Meaning |  |  | Range | Contents is stored by | Data Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| d2 | Bit device which is set for one scan after completion of the RIWT instruction. (d2)+1 indicates that an error has occured during execution of the instruction. |  |  |  |  | Bit |
|  | Set Data | Meaning | Description | Range | Contents is stored by |  |
|  | (d2) +0 | Instruction completed | Indicates the completion of the RIWT instruction ON: Instruction completed OFF: Instruction not completed | - | System |  |
|  | (d2)+1 | Instruction completed with error | Indicates that an error has occured during the processing of the RIWT instruction <br> ON: Abnormal completion <br> OFF: Normal completion | - |  |  |

From software version $J$ of the master module two codes (both stored in (d1)+2) are used to specify the target for the data: The access code selects whether data is written to the buffer memory of a CC-Link module or the device memory in the CPU module. With the device code the area of the buffer memory or the devices, which will be overwritten, is designated:

- Access to the buffer memory of a CC-Link module (Access code: 04 ${ }_{\mathrm{H}}$ )

| Access to |  | Device code |  |  |  |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Buffer memory in an intelligent device station |  |  |  | Random access buffer | $00_{\mathrm{H}}$ |
| Buffer memory in a master or local station | Remote inputs | $20_{\mathrm{H}}$ |  |  |  |
|  | Remote outputs | $21_{\mathrm{H}}$ |  |  |  |
|  | Remote register | $22_{\mathrm{H}}$ |  |  |  |
|  | Link special relays | $24_{\mathrm{H}}$ |  |  |  |
|  | Link special register | $63_{\mathrm{H}}$ |  |  |  |

- Access to the device memory of a CPU module (Access code: $05_{\mathrm{H}}$ )

Devices not indicated in the following table are not accessible. To access a bit device, specify "0" or a multiple of „16" as head device. Otherwise an error will occur.

| Device | Device type |  | Unit | Device code |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Name | Symbol | Bit |  |  |  |
| Inputs | X | $\bullet$ |  |  | Hexadeci- |
|  |  |  | $00_{\mathrm{H}}$ |  |  |
| Outputs | Y | $\bullet$ |  |  |  |


| Device |  | Device type |  | Unit | Device code |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Name | Symbol | Bit | Word |  |  |
| Link register | W |  | - | Hex. | $24_{H}$ |
| File register | R |  | $\bullet$ | Decimal | $88^{4}$ |
| Special link relay | SB | - |  | Hexadeci- | $63_{\mathrm{H}}$ |
| Special link register | SW |  | - |  | $64_{H}$ |
| Special relay | SM | $\bullet$ |  | Decimal | $43_{\mathrm{H}}$ |
| Special register | SD |  | - |  | $44_{H}$ |

## Functions Write to buffer memory of intelligent device station or to device memory of PLC CPU RIWT Data write

The RIWT instruction writes data to the buffer memory of an intelligent device connected to the CC-Link. When a master module with a software version from J onward or a CC-Link module of the MELSEC System Q is used, it is also possible to write to the PLC CPU device memory of another station connected to the CC-Link network.

The station number of the other station is designated by $(\mathrm{s})+1$. This station is connected to the master/local station specified at Un. Where the write data are is stored is designated by d1. At (s)+2 a code is stored which specifies whether to write to a buffer memory or to the device memory of a CPU module. The head address of the buffer memory or the head device is designated by $(s)+3$. The number of data to write is designated by $(s)+4$.

- Accessing the buffer memory of an CC-Link module

- Accessing the device memory in the PLC CPU of another station on CC-Link


Whether the execution of the RIWT instruction has been finished can be checked with the devices (d2)+0 and (d2) +1 :

- The bit device ( d 2 ) +0 turns ON at the END processing of the scan in which the RIWT instruction has been completed and turns OFF at the next END processing.
- The bit device (d2)+1 indicates an error during execution of the RIWT instruction. When the instruction has been completed normal, this device stays OFF, but when an error occurs during execution of the RIWT instruction, (d2)+1 turns ON at the END processing of the scan in which the RIWT instruction has been completed and turns OFF at the next END processing.

The following figure shows the timing when the RIWT instruction is being executed:


Please note, that it's possible to execute RIWT instructions for multiple stations at the same time, but the same intelligent device station or local station cannot be accessed simultaneously from more than one station.

Operation In the following cases an operation error occurs, the error flag SMO is set, and an error code is Error stored in SDO:

- When the module specified by Un is not an intelligent function module or a special function module. (error code: 2112)
- When an attempt was made to execute an unsupported instruction (error code: 4002)
- When the number of devices in the instruction is incorrect. (error code: 4003)
- When the instruction specifies a device that cannot be used. (error code: 4004)
- When the area designated by s contains data that cannot be used. (error code: 4100)
- When the number of data set to be used exceeds the allowable range. (error code: 4101)
- When the storage data or constants of the device specified with the instruction exceeds the allowable range (error code: 4101)


## RIWT

The following program is processed in the PLC CPU of the master station. When the input X0 is set, the contents of the data registers D0 to D9 is moved to the intelligent device station number 1 and stored to the buffer memory addresses $100_{\mathrm{H}}$ to $109_{\mathrm{H}}$. The head I/O number of the master module of CC-Link is $\mathrm{X} / \mathrm{Y} 40$.

- IEC editors
(On the next page this program example is shown for the MELSEC instruction list and the ladder diagram of the GX Developer.)
(s)

NOTE For the IEC editors it is neccessary to define the variables in the header of the program organization unit (POU). Without variable definition it would cause compiler or checker error messages. For details see chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

- MELSEC instruction list and ladder diagram of the GX Developer

For explanation of the devices and instructions used please see the program example for the ladder diagram of the GX IEC Developer on the previous page


### 11.5.8 RIRCV (A series)

## CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |  |  |

## Devices

 MELSEC A| Usable Devices |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{gathered} \begin{array}{c} \text { Carry } \\ \text { Flag } \end{array} \\ \hline \text { M90012 } \end{gathered}$ | $\begin{gathered} \begin{array}{c} \text { Error } \\ \text { Flag } \end{array} \\ \hline \text { M90011 } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit Devices |  |  |  |  |  |  | Word Devices (16-bit) |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | Level |  | $\left.\frac{5}{0} \right\rvert\,$ |  |  |  |
|  | Y | M |  | L | S | B | F | T | C | D | W | R | A0 | A1 | Z | V | K | $\underset{(16 \#)}{\mathrm{H}}$ | P | 1 | N |  | $\begin{array}{\|l\|} \hline \stackrel{\rightharpoonup}{\mathrm{D}} \\ \stackrel{E}{E} \\ \stackrel{y}{2} \\ \hline \end{array}$ |  |  |  |
| n1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\bullet$ | $\bullet$ |  |  |  |  |  |  |  |  |
| n2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\bullet$ | $\bullet$ |  |  |  |  |  |  |  |  |
| d1 |  |  |  |  |  |  |  | $\bullet$ | - | - | - | $\bullet$ |  |  |  |  |  |  |  |  |  |  | 29 |  |  | - |
| d2 |  |  |  |  |  |  |  | $\bullet$ | - | - | - | $\bullet$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| d3 | - |  |  | - | - | $\bullet$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

GX IEC Developer


GX
Developer


## Variables

| Set Data | Meaning |  |  | Range | Contents is stored by | Data Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| n1 | Head I/O address of the CC-Link master module (The upper two digits of an address expressed as a 3-digit number, e. g. the head address X/Y100 is set as $10_{\mathrm{H}}$ ) |  |  | 0 to $\mathrm{FE}_{\mathrm{H}}$ | User | BIN 16-bit |
| n2 | Station number of the intelligent device station where data is read from |  |  | 1 to 64 | User | BIN 16-bit |
| d1 | Head number of the devices where control data for the execution of this instruction and read data is stored. |  |  |  |  |  |
|  | Set Data | Meaning | Description | Range | Contents is stored by |  |
|  | (d1) +0 | Execution result of the instruction | Indicates whether an error has occured during execution of the instruction: <br> 0000 ${ }_{\mathrm{H}}$ : No error <br> Any value other than $0000_{\mathrm{H}}$ : An error has occured. The stored value is an error code which is explained in the user's manual of the CC-Link module. | - | System |  |
|  | (d1) +1 | Number of points to read | Specify how much data (in the unit "words") should be read from the intelligent device station. Set a value within the intelligent device station buffer memory capacity and the parameter-set receiving buffer area of the master station. | 1 to 480 |  | BIN 16-bit |
|  | (d1)+2 | Access code | Enter the value „0004H" (Read from the buffer memory of an intelligent device station.) | $0^{0004}{ }_{H}$ | User |  |
|  | (d1) +3 | Error check | Specify the device which will indicate that an error has occured during execution of the RIRCV instruction: <br> 0: Device d1 <br> 1: Device RX+1 | 0 or 1 |  |  |
|  | (d1) +4 | Head address | Head address in the buffer memory (Address of the first data to read) | Depends on the accessed station |  |  |
|  | $\begin{aligned} & \text { (d1)+5 } \\ & \text { to } \\ & \text { (d1)+n } \end{aligned}$ | Storage area for the read data | The size of this area is determined by the number of points to read stored in (d1)+1. | - | System |  |
| d2 | Link devices used for handshaking |  |  |  |  | BIN 16-bit |
|  | Set Data | Meaning | Description | Range | Contents is stored by |  |
|  | (d2)+0 | Remote input (RX) and remote output (RY) | - Higher byte Set a remote input (RX) of the intelligent device station | 0 to 124 |  |  |
|  |  |  | - Lower byte Set a remote output (RY) of the intelligent device station | 0 to 125 |  |  |
|  | (d2)+1 | Remote register (RWr) | Specify a remote register ( RWr ) of the intelligent device station | 0 to 15 or $F F$ (When FF is set, no number is specified.) |  |  |

## Variables

| Set Data | Meaning |  |  | Range | Contents is stored by | Data Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| d3 | Bit device which is set for one scan after completion of the RIRCV instruction. (d3)+1 indicates that an error has occured during execution of the instruction. |  |  |  |  | Bit |
|  | Set Data | Meaning | Description | Range | Contents is stored by |  |
|  | (d3) +0 | Instruction completed | Indicates the completion of the RIRCV instruction ON: Instruction completed OFF: Instruction not completed | - | System |  |
|  | (d3)+1 | Instruction completed with error | Indicates that an error has occured during the processing of the RIRCV instruction ON: Abnormal completion OFF: Normal completion | - |  |  |

## Functions Reading of data from the buffer memory of an intelligent device station (with handshake) RIRCV Data read (with handshake)

The execution of a RIRCV instruction is only possible in the PLC CPU of the master station. This instruction is used to read data from the buffer memory on an intelligent device station. The data exchange is controlled by a handshaking device.

The number of points to read is stored in (d1)+1. The head buffer memory address, which is specified in (d1)+3, is the first address to read from. The station number of the intelligent device station is designated by n 2 . This station is connected to the master station specified at n 1 . The read data is stored in the CPU, which executes the RIRCV instruction, to the devices starting from (d1)+5.

Function of the RIRCV instruction:


Whether the execution of the RIRCV instruction has been finished can be checked with the devices (d3)+0 and (d3)+1:

- The bit device ( d 3 ) +0 turns ON at the END processing of the scan in which the RIRCV instruction has been completed and turns OFF at the next END processing.
- The bit device (d3)+1 indicates an error during execution of the RIRCV instruction. When the instruction has been completed normal, this device stays OFF. When an error occurs during execution of the RIRCV instruction, (d3)+1 turns ON at the END processing of the scan in which the RIRCV instruction has been completed and turns OFF at the next END processing.

The following figure shows the timing when the RIRCV instruction is being executed:


Although it's possible to execute RIRCV instructions for multiple intelligent device stations at the same time, it's not possible to access the same intelligent device station simultaneously from more than one station.

## Execution Conditions

When the LEDA instruction is used, the RIRCV instruction is executed every scan while the read command is ON.
When the LEDB instruction is used, the RIRCV instruction is executed only one scan on the leading edge (OFF -> ON) of the read command.
Note that the read processing executed by the RIRCV instruction will take time for several scans before the processing is completed. Therefore, execute the next RIRCV instruction only after the completion device (d3)+0 has been switched on. (A RIRCV instruction will not be processed if the execution is started while another RIRCV instruction is beeing executed.)

Operation Before executing the RIRCV instruction, set the network parameters using the RLPA instrucError tion. If the RIRCV instruction is executed without the parameters set, the device (d3)+1 will be set after completion of the instruction and the device designated by (d1)+0 will hold the error code $4 \mathrm{BOO} \mathrm{H}_{\mathrm{H}}$.
When „0" or a value outside the range from 1 to 480 is entered as number of data to read in $(d 1)+1$, the device ( d 3 ) +1 will be set and the error code $\mathrm{BB} 42_{H}$ will be stored in (d1) +0 at the completion of the RIRCV instruction.

## Program <br> Example

RIRCV
The following program, which is executed in the PLC CPU of the master station, reads the contents of the buffer memory addresses $400_{H}$ to $405_{H}$ from an intelligent device station (station number 1) when X20 is ON. The devices RX2, RY2 and RWr2 are used for the handshake. An error is indicated by the device designated by (d1)+0. To the master module of CC-Link, the head I/O number X/Y000 is assigned.

- IEC editors
(On the next page this program example is shown for the MELSEC instruction list and the ladder diagram of the GX Developer.)

- MELSEC instruction list and ladder diagram of the GX Developer

For explanation of the devices and instructions used please see the program example for the ladder diagram of the GX IEC Developer on the previous page.


For further information about the programming of dedicated instructions using the MELSEC editors please refer to chapter 3.3 of this manual.
11.5.9 RIRCV (QnA series and System Q)

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

Devices MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | FileRegiste | MELSECNET/10 Direct J $\square$ |  | Special <br> Function <br> U $\square$ IG $\square$ | $\begin{aligned} & \text { Index } \\ & \text { Register } \\ & \mathrm{Zn} \end{aligned}$ | $\begin{aligned} & \text { Constants } \\ & \text { K, } \mathrm{H} \text { (16\#) } \end{aligned}$ | Other | $\begin{aligned} & \text { Error } \\ & \text { Flag } \end{aligned}$ | Number of steps |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s1 | - | - | - | - | - | - | - | - | - | SM0 | 10 |
| s1 | - | - | - | - | - | - | - | - | - |  |  |
| d1 | - | - | $\bullet$ | - | - | - | - | - | - |  |  |
| d2 | $\bullet$ | $\bullet$ | $\bullet$ | - | - | - | - | - | - |  |  |

GX IEC
Developer


GX
Developer


## Variables

| Set Data | Meaning |  |  | Range | Contents is stored by | Data <br> Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Un | Head I/O address of the CC-Link master module (The upper two digits of an address expressed as a 3-digit number, e. g. the head address $\mathrm{X} / \mathrm{Y} 100$ is set as $10_{\mathrm{H}}$ ) |  |  | 0 to $\mathrm{FE}_{\mathrm{H}}$ | User | BIN 16-bit |
| s1 | Head number of the devices where control data for the execution of this instruction is stored. |  |  |  |  |  |
|  | Set Data | Meaning | Description | Range | Contents is stored by |  |
|  | (s1) +0 | Execution result of the instruction | Indicates whether an error has occured during execution of the instruction: 0000 ${ }_{\mathrm{H}}$ : No error <br> Any value other than $0000_{\mathrm{H}}$ : An error has occured. The stored value is an error code which is explained in the user's manual of the CC-Link module. | - | System |  |
|  | (s1)+1 | Station number | Station number of the intelligent device station where data is read from | 0 to 64 | User | BIN 16-bit |
|  | (s1)+2 | Access code | Enter the value "0004H" (Read from the buffer memory of an intelligent device station.) | $0^{0004}{ }_{H}$ |  |  |
|  | (s1)+3 | Head address | Head address in the buffer memory (Address of the first data to read) | Depends on the accessed station |  |  |
|  | (s1)+4 | Number of points to read | Specify how much data (in the unit "words") should be read from the intelligent device station. Set a value within the intelligent device station buffer memory capacity and the parameter-set receiving buffer area of the master station. | 1 to 480 |  |  |
| s2 | Link devices used for handshaking |  |  |  |  | BIN 16-bit |
|  | Set Data | Meaning | Description | Range | Contents is stored by |  |
|  | (s2)+0 | Remote output (RY) for data request | - Higher byte Set the upper 8 bits to „"". | 0 | User |  |
|  |  |  | - Lower byte Specify a remote output (RY) of the intelligent device station | 0 to 127 |  |  |
|  | (s2)+1 | Remote register (RWr) used as error code storage device Remote input (RX) used as completion device. | - Higher byte <br> Specify a remote register (RWr) of the intelligent device station, in which the same error code as in (s1)+0 will be stored. | 0 to 15 or FF (When FF is set, no number is specified.) |  |  |
|  |  |  | - Lower byte Specify a remote input (RX) of the intelligent device station | 0 to 127 |  |  |
|  | (s2)+2 | Completion mode | Specify, how the completion of the reading process should be indicated: <br> 0 : Using 1 device (RXn) <br> 1: Using 2 devices ( $R X n, R X n+1$ ) ( $\mathrm{RXn}+1$ will be set at abnormal completion.) | 0 or 1 |  |  |
| d1 | Head address of the devices where the read data is to be stored. |  |  |  | User | BIN 16-bit |

## Variables

## Functions Reading of data from the buffer memory of an intelligent device station (with handshake) RIRCV Data read (with handshake)

The execution of a RIRCV instruction is only possible in the PLC CPU of the master station. This instruction is used to read data from the buffer memory on an intelligent device station. The data exchange is controlled by handshaking devices:


1. The buffer memory address specified by ( $s 1$ ) +3 of the station specified by ( $s 1$ ) +1 is accessed. The devices specified in s 2 are used for the handshake.
2. The contents of the number of buffer memory addresses specified in (s1)+4 is read to the receive buffer of the master module.
3. The read data is stored in the PLC CPU to the devices starting with the one specified in d1. After that, the bit device specified in (d2)+0 is set for one scan.
Whether the execution of the RIRCV instruction has been finished can be checked with the devices (d2)+0 and (d2)+1:

- The bit device (d2)+0 turns ON at the END processing of the scan in which the RIRCV instruction has been completed and turns OFF at the next END processing.
- The bit device (d2)+1 indicates an error during execution of the RIRCV instruction. When the instruction has been completed normal, this device stays OFF. When an error occurs during execution of the RIRCV instruction, (d2)+1 turns ON at the END processing of the scan in which the RIRCV instruction has been completed and turns OFF at the next END processing.
The following figure shows the timing when the RIRCV instruction is being executed:


Although it's possible to execute RIRCV instructions for multiple intelligent device stations at the same time, it's not possible to access the same intelligent device station simultaneously from more than one station.
Operation In the following cases an operation error occurs, the error flag SMO is set, and an error code is Error stored in SDO:

- When the module specified by Un is not an intelligent function module or a special function module. (error code: 2112)
- When an attempt was made to execute an unsupported instruction (error code: 4002)
- When the number of devices in the instruction is incorrect. (error code: 4003)
- When the instruction specifies a device that cannot be used. (error code: 4004)
- When the area designated by s contains data that cannot be used. (error code: 4100)
- When the number of data set to be used exceeds the allowable range. (error code: 4101)
- When the storage data or constants of the device specified with the instruction exceeds the allowable range (error code: 4101)

RIRCV
The following program is executed in the PLC CPU of the master station. When M1 is set, the contents of 11 buffer memory addresses is read from the intelligent device station with the station number 63. Reading starts at the buffer memory address $400_{H}$. The data will be stored in the CPU module from data register D40 onward. To the master module of CC-Link the head I/O number X/Y00 is assigned. The remote devices RX2, RY2 and RWr2 are used for handshake. The completion of the reading is indicated by two devices. ((s2)+2 is set to „1".)

- IEC editors
(On the next page this program example is shown for the MELSEC instruction list and the ladder diagram of the GX Developer.)


NOTE For the IEC editors it is neccessary to define the variables in the header of the program organization unit (POU). Without variable definition it would cause compiler or checker error messages. For details see chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

- MELSEC instruction list and ladder diagram of the GX Developer

For explanation of the devices and instructions used please see the program example for the ladder diagram of the GX IEC Developer on the previous page.


### 11.5.10 RISEND (A series)

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |  |  |

## Devices

 MELSEC A

GX IEC Developer

| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC | $\begin{aligned} & \text { LEDA/LEDB } \\ & \text { SUB } \\ & \text { SUB } \\ & \text { LEDC } \\ & \text { LEDC } \\ & \text { LEDC } \\ & \text { LEDR } \end{aligned}$ | RISEND n1 n2 d1 d2 d3 |  | RISEND_MD n1, n2, d1, d2, d3 |

## GX <br> Developer



## Variables



## Variables

## Functions Write (with handshake) to the buffer memory of an intelligent decive station RISEND Sending of data (with handshake)

The execution of a RIRCV instruction can only be performed in the PLC CPU of the master station. This instruction is used to write data to the buffer memory on an intelligent device station. The data exchange is controlled by a handshaking device.

The number of points to write is stored in (d1)+1. The head buffer memory address specified in (d1)+3 is the first address to write to. The station number of the intelligent device station is designated by n 2 . This station is connected to the master station specified at n 1 . The data to write is stored in the CPU, which executes the RISEND instruction, in the devices starting with the one specified in (d1)+5.

Function of the RISEND instruction:


Whether the execution of the RISEND instruction has been finished can be checked with the devices (d3)+0 and (d3)+1:

- The bit device ( d 3 ) +0 turns ON at the END processing of the scan in which the RISEND instruction has been completed and turns OFF at the next END processing.
- The bit device (d3)+1 indicates an error during execution of the RISEND instruction. When the instruction has been completed normal, this device stays OFF. When an error occurs during execution of the RISEND instruction, (d3)+1 turns ON at the END processing of the scan in which the RISEND instruction has been completed and turns OFF at the next END processing.

The following figure shows the timing when the RISEND instruction is being executed:


Although it's possible to execute RISEND instructions for multiple intelligent device stations at the same time, it's not possible to access the same intelligent device station simultaneously from more than one station.

## Execution Conditions

When the LEDA instruction is used, the RISEND instruction is executed every scan while the read command is ON.
When the LEDB instruction is used, the RISEND instruction is executed only one scan on the leading edge (OFF -> ON) of the read command.
Note that the read processing executed by the RISEND instruction will take time for several scans before the processing is completed. Therefore, execute the next RISEND instruction only after the completion device (d3)+0 has been switched on. (A RISEND instruction will not be processed if the execution is started while another RISEND instruction is beeing executed.)
Before executing the RISEND instruction, set the network parameters using the RLPA instruction.
Operation When „0" or a value outside the range from 1 to 480 is entered as number of data to write in Error $(d 1)+1$, the device (d3) +1 will be set and the error code $B B 42_{H}$ will be stored in (d1) +0 at the completion of the RISEND instruction.

RISEND
The following program, which is executed in the PLC CPU of the master station, writes to the buffer memory addresses from $200_{\mathrm{H}}$ to $202_{\mathrm{H}}$ of the intelligent device station with the station number 1. The devices RX0, RY0 and RWr0 are used for handshaking. An error is indicated by the device designated by (d1)+0. To the master module of CC-Link, the head I/O number $\mathrm{X} / \mathrm{Y} 000$ is assigned.

- IEC editors
(On the next page this program example is shown for the MELSEC instruction list and the ladder diagram of the GX Developer.)

- MELSEC instruction list and ladder diagram of the GX Developer

For explanation of the devices and instructions used please see the program example for the ladder diagram of the GX IEC Developer on the previous page.


### 11.5.11 RISEND (QnA series and System Q)

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

Devices MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | FileRegiste | MELSECNET/10 Direct J $\square$ |  | Special <br> Function <br> U $\square$ IG $\square$ | $\begin{aligned} & \text { Index } \\ & \text { Register } \\ & \mathrm{Zn} \end{aligned}$ | $\begin{aligned} & \text { Constants } \\ & \text { K, } \mathrm{H} \text { (16\#) } \end{aligned}$ | Other | $\begin{aligned} & \text { Error } \\ & \text { Flag } \end{aligned}$ | Number of steps |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| s1 | - | $\bullet$ | $\bullet$ | - | - | - | - | - | - | SM0 | 10 |
| s2 | - | - | - | - | - | - | - | - | - |  |  |
| d1 | - | - | - | - | - | - | - | - | - |  |  |
| d2 | $\bullet$ | $\bullet$ | $\bullet$ | - | - | - | - | - | - |  |  |

GX IEC
Developer


GX
Developer


## Variables

| Set Data | Meaning |  |  | Range | Contents is stored by | Data Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Un | Head I/O address of the CC-Link master module (The upper two digits of an address expressed as a 3-digit number, e. g. the head address $\mathrm{X} / \mathrm{Y} 100$ is set as $10_{\mathrm{H}}$ ) |  |  | 0 to $\mathrm{FE}_{\mathrm{H}}$ | User | BIN 16-bit |
| s1 | Head number of the devices where control data for the execution of this instruction is stored. |  |  |  |  |  |
|  | Set Data | Meaning | Description | Range | Contents is stored by |  |
|  | (s1) +0 | Execution result of the instruction | Indicates whether an error has occured during execution of the instruction: <br> 0000 ${ }_{\mathrm{H}}$ : No error <br> Any value other than $0000_{\mathrm{H}}$ : An error has occured. The stored value is an error code which is explained in the user's manual of the CC-Link module. | - | System |  |
|  | (s1)+1 | Station number | Station number of the intelligent device station where the data is send to | 0 to 64 | User | BIN 16-bit |
|  | (s1)+2 | Access code | Enter the value „0004 ${ }^{*}$ (Write to the buffer memory of an intelligent device station.) | $0^{0004}{ }_{H}$ |  |  |
|  | (s1)+3 | Head address | Head address in the buffer memory (First address where data is written to) | Depends on the accessed station |  |  |
|  | (s1) +4 | Number of points to write | Specify how much data (in the unit „words") should be written to the intelligent device station. | 1 to 480 |  |  |
| s2 | Link devices used for handshaking |  |  |  |  | BIN 16-bit |
|  | Set Data | Meaning | Description | Range | Contents is stored by |  |
|  | (s2)+0 | Remote output (RY) to request the sending of data | - Higher byte Set the upper 8 bits to „0". | 0 | User |  |
|  |  |  | - Lower byte Specify a remote output (RY) of the intelligent device station | 0 to 127 |  |  |
|  | (s2) +1 | Remote register (RWr) used as error code storage device Remote input (RX) used as completion device. | - Higher byte <br> Specify a remote register (RWr) of the intelligent device station, in which the same error code as in (s1)+0 will be stored. | $\begin{gathered} 0 \text { to } 15 \\ \text { or FF } \\ \text { (When FF is } \\ \text { set, no } \\ \text { number is } \\ \text { specified.) } \end{gathered}$ |  |  |
|  |  |  | - Lower byte Specify a remote input (RX) of the intelligent device station | 0 to 127 |  |  |
|  | (s2)+2 | Completion mode | Specify, how the completion of the reading process should be indicated: <br> 0 : Using 1 device (RXn) <br> 1: Using 2 devices (RXn, RXn+1) ( $R X n+1$ will be set at abnormal completion.) | 0 or 1 |  |  |
| d1 | First address of the area where the data for the intelligent device station is stored |  |  |  | User | BIN 16-bit |

## Variables

## Functions Write (with handshake) to the buffer memory of an intelligent decive station RISEND Sending of data (with handshake)

The RIRCV instruction can only be performed in the PLC CPU of the master station and is used to write data to the buffer memory on an intelligent device station. The data exchange is controlled by handshaking devices:


1. The data for the intelligent device station is moved to the send buffer of the master station.
2. The data is written to the buffer memory address specified by ( s 1 )+3 of the station specified by $(s 1)+1$. The devices specified in $s 2$ are used for the handshake.
3. A write complete response is send to the master station.
4. The device specified in (d2)+0 is set.

Whether the execution of the RISEND instruction has been finished can be checked with the devices (d2)+0 and (d2)+1:

- The bit device (d2)+0 turns ON at the END processing of the scan in which the RISEND instruction has been completed and turns OFF at the next END processing.
- The bit device (d2)+1 indicates an error during execution of the RISEND instruction. When the instruction has been completed normal, this device stays OFF. When an error occurs during execution of the RISEND instruction, (d2)+1 turns ON at the END processing of the scan in which the RISEND instruction has been completed and turns OFF at the next END processing.
The following figure shows the timing when the RIRCV instruction is being executed:


Although it's possible to execute RISEND instructions for multiple intelligent device stations at the same time, it's not possible to access the same intelligent device station simultaneously from more than one station.
Operation In the following cases an operation error occurs, the error flag SMO is set, and an error code is Error stored in SDO:

- When the module specified by Un is not an intelligent function module or a special function module. (error code: 2112)
- When an attempt was made to execute an unsupported instruction (error code: 4002)
- When the number of devices in the instruction is incorrect. (error code: 4003)
- When the instruction specifies a device that cannot be used. (error code: 4004)
- When the area designated by s contains data that cannot be used. (error code: 4100)
- When the number of data set to be used exceeds the allowable range. (error code: 4101)
- When the storage data or constants of the device specified with the instruction exceeds the allowable range (error code: 4101)

RISEND
The following program, which is executed in the PLC CPU of the master station, writes 1 word of data to the buffer memory address $111_{\mathrm{H}}$ of the intelligent device station with the station number 63. To the master module of CC-Link, the head I/O number X/Y000 is assigned. The devices RX4, RY4 and RWr4 are used for handshaking. The completion of the reading is indicated by two devices. ((s2)+2 is set to „1".)

- IEC editors (On the next page this program example is shown for the MELSEC instruction list and the ladder diagram of the GX Developer.)


NOTE For the IEC editors it is neccessary to define the variables in the header of the program organization unit (POU). Without variable definition it would cause compiler or checker error messages. For details see chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

- MELSEC instruction list and ladder diagram of the GX Developer

For explanation of the devices and instructions used please see the program example for the ladder diagram of the GX IEC Developer on the previous page.


### 11.5.12 RITO (A series)

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |  |  |

## Devices

MELSEC A

| Usable Devices |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Carry <br> Flag <br> M9012 | Error <br> Flag <br> M9011 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit Devices |  |  |  |  |  | Word Devices (16-bit) |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | Level |  |  |  |  |  |
|  | Y | M | L | S | B | F | T | C | D | W | R | A0 | A1 | Z | V | K | $\underset{(16 \#)}{\mathrm{H}}$ | P | 1 |  |  |  |  |  |  |
| n1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\bullet$ | $\bullet$ |  |  |  |  |  |  |  |  |
| n2 |  |  |  |  |  |  | $\bullet$ | - | - | - | - |  |  |  |  | $\bullet$ | $\bullet$ |  |  |  |  |  |  |  |  |
| n3 |  |  |  |  |  |  | $\bullet$ | - | - | - | - |  |  |  |  | $\bullet$ | $\bullet$ |  |  |  |  | 29 |  |  | $\bullet$ |
| d1 |  |  |  |  |  |  | - | - | - | - | - |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| n4 |  |  |  |  |  |  | $\bullet$ | - | - | $\bullet$ | - |  |  |  |  | - | - |  |  |  |  |  |  |  |  |

## GX IEC

 Developer| MELSEC Instruction List |  |  | Ladder Diagram | IEC Instruction List |
| :---: | :---: | :---: | :---: | :---: |
| MELSEC | LEDA/LEDB <br> SUB <br> LEDC/SUB <br> LEDC/SUB <br> LEDC <br> LEDC/SUB <br> LEDR | $\begin{aligned} & \text { RITO } \\ & \text { n1 } \\ & \text { n2 } \\ & \text { n3 } \\ & \text { d1 } \\ & \text { n4 } \end{aligned}$ |  | RITO_MD $\mathrm{n} 1, \mathrm{n} 2, \mathrm{n} 3, \mathrm{~d} 1, \mathrm{n} 4$ |

GX
Developer


Variables

| Set Data | Meaning | Range | Contents is stored by | Data Type |
| :---: | :---: | :---: | :---: | :---: |
| n1 | Head I/O address of the CC-Link master module (Only the upper two digits of an address expressed as a 3-digit number are specified, e. g. the head address $\mathrm{X} / \mathrm{Y} 100$ is set as $10_{\mathrm{H}}$ ) | 0 to $\mathrm{FE}_{\mathrm{H}}$ | User | BIN 16-bit |
| n2 | Write destination <br> Specify the station number of the intelligent device station where data is written to. (Only when the station which executes the RITO instruction is the master station.) When data is to be moved to the random access buffer, specify " $\mathrm{FF}_{\mathrm{H}}$. | $\begin{gathered} 1 \text { to } 64 \\ \text { or } \\ \mathrm{FF}_{\mathrm{H}} \end{gathered}$ |  |  |
| n3 | - Sending/receiving buffer address of the intelligent device station specified in master station <br> - Offset for random access buffer | Between 0 and the max. value set in the parameters |  |  |
| d1 | First address of the area where the write data is stored. | Within the range of the specified device |  | Address |
| n4 | Number of points to write (unit: words) | 1 to 4096 |  | BIN 16-bit |

## Functions Write to automatic updating buffer memory

## RITO Data write

The RITO instruction moves data from the device memory of the PLC CPU to the automatic updating buffer memory in the master station. The data is than transferred to another another station on CC-Link.
The data is specified by the head address (d1) and the number of words ( n 4 ). The destination in the master-station is designated by n 2 (equals the station number of the station where the data is finally send to) and n3 (head address of the automatic updating buffer memory in the master station). The head I/O number of the master station is specified in n 1 .

The function of the RITO instruction is explained in the following figure:


Up to 4096 words may be written by the RITO instruction.
The size of the automatic updating buffer can be set using a RLPA instruction.

## Execution Conditions

When the LEDA instruction is used, the RITO instruction is executed every scan while the write command is ON.
When the LEDB instruction is used, the RITO instruction is executed only one scan on the leading edge (OFF -> ON) of the write command.

Operation Either of the following conditions will result in an operation error. In this case the error flag Error M9011 is set and an error code is issued:

- The buffer memory address specified is outside the allowable range.
(error code in D9008: 50, error code in D9091 (AnUCPU) or D9092 (AnSHCPU): 503)
- The number of data to write is larger than 4096.
(error code in D9008: 50, error code in D9091 (AnUCPU) or D9092 (AnSHCPU): 503)

| Program | RITO |
| :--- | :--- |
| Example | When input X20 is set, the contents of the six data registers D10 to D15 is moved to the auto- |
| matic updated buffer memory for the station set to station number 1 in the master module. |  |
|  | There the data is stored from the address $200_{H}$ onward. The master module of CC-Link is allo- <br> cated to the $I / O$ numbers $X / Y 000$ to $X / Y 01 F$. |



For further information about the programming of dedicated instructions using the MELSEC editors please refer to chapter 3.3 of this manual.
11.5.13 RITO (QnA series and System Q)

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

Devices MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | FileRegister | MELSECNET/10 Direct J $\square$ |  | Special <br> Function <br> Module <br> UПMロ | $\begin{gathered} \text { Index } \\ \text { Register } \\ \mathrm{Zn} \end{gathered}$ | $\begin{aligned} & \text { Constants } \\ & \mathrm{K}, \mathrm{H}(16 \#) \end{aligned}$ | Other | $\begin{aligned} & \text { Error } \\ & \text { Flag } \end{aligned}$ | Numberof steps |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| n1 | - | - | - | - | - | - | - | - | - | SMO | 9 |
| n2 | - | - | - | - | - | - | - | - | - |  |  |
| d | - | - | - | - | - | - | - | - | - |  |  |
| n3 | - | $\bullet$ | - | - | - | - | - | - | - |  |  |

GX IEC
Developer


GX
Developer $\square$

Variables

| Set Data | Meaning | Range | Contents is stored by | Data Type |
| :---: | :---: | :---: | :---: | :---: |
| Un | Head I/O address of the CC-Link master module (Only the upper two digits of an address expressed as a 3-digit number are specified, e. g. the head address $\mathrm{X} / \mathrm{Y} 100$ is set as $10_{\mathrm{H}}$ ) | 0 to $\mathrm{FE}_{\mathrm{H}}$ | User | BIN 16-bit |
| n1 | Write destination <br> - Specify the station number of the intelligent device station where data is written to. <br> - Specify " $\mathrm{FF}_{\mathrm{H}}$ " when data is to be moved to the random access buffer. | $\begin{gathered} 1 \text { to } 64 \\ \text { or } \\ \mathrm{FF}_{\mathrm{H}} \end{gathered}$ |  |  |
| n2 | The offset value of the automatic updated buffer of the intelligent device station specified by the master station or the random access buffer. <br> The head address to write to is designated relative to the head address of the automatic updated buffer. <br> An example: To write data to the address $356_{\mathrm{H}}$ of the buffer memory, which starts at address $350_{H}$, the value $6_{H}$ must be specified at n2. | Between 0 and the max. value set in the parameters. |  |  |
| d | First address of the area where the write data is stored. | Within the range of the specified device |  | Address |
| n3 | Number of points to write (unit: words) | 1 to 4096 |  | BIN 16-bit |

## Functions Write to automatic updating buffer memory RITO Data write

The RITO instruction moves data from the device memory of the PLC CPU to the automatic updating buffer memory in the master station. The data is than transferred to another station on CC-Link.
The data is specified by the head address (d) and the number of words (n3). The destination in the master-station is designated by n 1 (equals the station number of the station where the data is finally send to) and n2 (head address of the automatic updating buffer memory in the master station). The head I/O number of the master station is specified in Un.

The function of the RITO instruction is explained in the following figure:


The RITO instruction cannot be executed at more than one station for the same intelligent device station.
Up to 4096 words may be written by the RITO instruction.
The assignment of the automatic updated buffers is performed using the „station information settings" of the network parameters of the GX Developer or GX IEC Developer.
Operation In the following cases an operation error occurs, the error flag SMO is set, and an error code is Error stored in SD0:

- When the module specified by Un is not an intelligent function module or a special function module. (error code: 2112)
- When an attempt was made to execute an unsupported instruction (error code: 4002)
- When the number of devices in the instruction is incorrect. (error code: 4003)
- When the instruction specifies a device that cannot be used. (error code: 4004)
- When the station number specified at n1 does not exist. (error code: 4100)
- When the number of words to write specified in n3 is outside of the setting range. (error code: 4100)

| Program | RITO |
| :--- | :--- |
| Example | When the input XO is set, the contents of 10 data registers (D0 to D10) is moved to the auto- |
| matic updated buffer memory for the station set to station number 1 in the master module. This |  |
| buffer begins at the address $300_{H}$. The data is stored from address $400_{\mathrm{H}}$ onward (offset $=100$ ). |  |




### 11.5.14 RIFR (A series)

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |  |  |

## Devices

MELSEC A

|  | Usable Devices |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{array}{\|c\|} \hline \begin{array}{c} \text { Carry } \\ \text { Flag } \end{array} \\ \hline \text { M9012 } \end{array}$ | Error Flag <br> M9011 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit Devices |  |  |  |  |  |  | Word Devices (16-bit) |  |  |  |  |  |  |  |  |  | Constant |  | Pointer |  | Level |  |  | ๔ |  |  |
|  | X | Y | M | L | S | B | F | T | C | D | W |  | R | A0 | A1 | Z | V | K | $\underset{(16 \#)}{\mathrm{H}}$ | P | 1 | N |  |  | - |  |  |
| n1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\bullet$ | $\bullet$ |  |  |  |  |  |  |  |  |
| n2 |  |  |  |  |  |  |  | $\bullet$ | - | - |  |  | - |  |  |  |  | $\bullet$ | $\bullet$ |  |  |  |  |  |  |  |  |
| n3 |  |  |  |  |  |  |  | $\bullet$ | - | - |  |  | - |  |  |  |  | $\bullet$ | $\bullet$ |  |  |  |  | 29 |  |  | - |
| n4 |  |  |  |  |  |  |  | $\bullet$ | - | - |  | - | - |  |  |  |  | $\bullet$ | $\bullet$ |  |  |  |  |  |  |  |  |
| d1 |  |  |  |  |  |  |  | $\bullet$ | - | - |  | - | - |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

GX IEC Developer


GX
Developer


Variables

| Set Data | Meaning | Range | Contents is stored by | Data <br> Type |
| :---: | :---: | :---: | :---: | :---: |
| n1 | Head I/O address of the CC-Link master module (Only the upper two digits of an address expressed as a 3-digit number are specified, e. g. the head address $\mathrm{X} / \mathrm{Y} 100$ is set as $10_{\mathrm{H}}$ ) | 0 to $\mathrm{FE}_{\mathrm{H}}$ | User | BIN 16-bit |
| n2 | Source of the data <br> Specify the station number of the intelligent device station where data is read from. (Only when the station which executes the RIFR instruction is the master station.) When data is to be read from the random access buffer, specify " $\mathrm{FF}_{\mathrm{H}}$. | $\begin{gathered} 1 \text { to } 64 \\ \text { or } \\ \mathrm{FF}_{\mathrm{H}} \end{gathered}$ |  |  |
| n3 | - Sending/receiving buffer address of the intelligent device station specified in master station <br> - Offset for random access buffer | Between 0 and the max. value set in the parameters |  |  |
| n4 | Number of points to read (unit: words) | 1 to 4096 |  |  |
| d1 | First address of the area where the read data will be stored. | Within the range of the specified device |  | Address |

## Functions Read from to automatic updating buffer memory

## RIFR Data read

The RIFR instruction moves data from the automatic updating buffer memory in the master station to the device memory of the PLC CPU. The storage area for this data is specified by the head address (d1) and the number of words ( n 4 ). The source of the data is designated by the station number entered in n 2 and the head address in the automatic updating buffer memory of the master station (n3). The head I/O number of the master station is specified in n1.
The function of the RIFR instruction is explained in the following figure:


Up to 4096 words may be read by the RIFR instruction.
The size of the automatic updating buffer can be set using a RLPA instruction.

## Execution Conditions

When the LEDA instruction is used, the RIFR instruction is executed every scan while the read command is ON.
When the LEDB instruction is used, the RIFR instruction is executed only one scan on the leading edge (OFF $->\mathrm{ON}$ ) of the read command.

Operation Either of the following conditions will result in an operation error. In this case the error flag Error M9011 is set and an error code is issued:

- The buffer memory address specified is outside the allowable range. (error code in D9008: 50, error code in D9091 (AnUCPU) or D9092 (AnSHCPU): 503)
- The number of data to write is larger than 4096.
(error code in D9008: 50, error code in D9091 (AnUCPU) or D9092 (AnSHCPU): 503)


#### Abstract

Program RIFR Example When the input X20 is set, the following program reads the contents of 11 points of the automatic updated buffer set to station number 1 in the master module, starting with address $400_{\mathrm{H}}$. This data is then stored in the PLC CPU to D100 and the successive registers. The master module of CC-Link is allocated to the I/O numbers X/Y000 to X/Y01F.




For further information about the programming of dedicated instructions using the MELSEC editors please refer to chapter 3.3 of this manual.

### 11.5.15 RIFR (QnA series and System Q)

CPU

| AnS | AnN | AnA(S) | AnU | QnA(S), Q4AR | System Q |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\bullet$ | $\bullet$ |

Devices MELSEC Q

|  | Usable Devices |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Internal Devices (System, User) |  | FileRegister | MELSECNET/10 Direct $\square$ |  | Special <br> Function Module U $\square$ G $\square$ | IndexRegisterZn | ConstantsK, H (16\#) | Other | $\begin{aligned} & \text { Error } \\ & \text { Flag } \end{aligned}$ | Number of steps |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |  |
| n1 | - | - | - | - | - | - | - | - | - | SM0 | 9 |
| n2 | $\bullet$ | - | - | - | - | - | - | - | - |  |  |
| n3 | $\bullet$ | - | - | - | - | - | - | - | - |  |  |
| d | - | $\bullet$ | - | - | - | - | - | - | - |  |  |

GX IEC
Developer


GX
Developer

[G. RIFR
Un n1
n2
d n3 $]$

Variables

| Set Data | Meaning | Range | Contents is stored by | Data <br> Type |
| :---: | :---: | :---: | :---: | :---: |
| Un | Head I/O address of the CC-Link master module (Only the upper two digits of an address expressed as a 3-digit number are specified, e. g. the head address $\mathrm{X} / \mathrm{Y} 100$ is set as $10_{\mathrm{H}}$ ) | 0 to $\mathrm{FE}_{\mathrm{H}}$ | User | BIN 16-bit |
| n1 | Source of the data <br> - Specify the station number of the intelligent device station where data is read from. <br> - Specify „ $\mathrm{FF}_{\mathrm{H}}$, when data is to be read from the random access buffer. | $\begin{gathered} 1 \text { to } 64 \\ \text { or } \\ \mathrm{FF}_{\mathrm{H}} \end{gathered}$ |  |  |
| n2 | The offset value of the automatic updated buffer of the intelligent device station specified by the master station or the random access buffer. <br> The head address for the data to read is designated relative to the head address of the automatic updated buffer. <br> An example: When reading should start at the address $356_{\mathrm{H}}$ of the buffer memory, which starts at address $350_{\mathrm{H}}$, the value $6_{\mathrm{H}}$ must be specified at n 2 . | Between 0 and the max. value set in the parameters |  |  |
| n3 | Number of points to read (unit: words) | 1 to 4096 |  |  |
| d | First address of the area where the read data will be stored. | Within the range of the specified device |  | Address |

## Functions Read from to automatic updating buffer memory

RIFR Data read
The RIFR instruction moves data from the automatic updating buffer memory in the master station to the device memory of the PLC CPU. The storage area for this data is specified by the head address (d) and the number of words ( n 3 ). The source of the data is designated by the station number entered in n 1 and the offset for the automatic updating buffer memory of the master station (n2). The head I/O number of the master station is specified in Un.
The function of the RIFR instruction is explained in the following figure:


The RIFR instruction cannot be executed at more than one station for the same intelligent device station.

Up to 4096 words may be read by the RIFR instruction.
The assignment of the automatic updated buffers is performed using the „station information settings" of the network parameters of the GX Developer or GX IEC Developer.
Operation In the following cases an operation error occurs, the error flag SMO is set, and an error code is Error stored in SDO:

- When the module specified by Un is not an intelligent function module or a special function module. (error code: 2112)
- When an attempt was made to execute an unsupported instruction (error code: 4002)
- When the number of devices in the instruction is incorrect. (error code: 4003)
- When the instruction specifies a device that cannot be used. (error code: 4004)
- When the station number specified at n 1 does not exist. (error code: 4100)
- When the number of words to read specified in n3 is outside of the setting range. (error code: 4100)

| Program | RIFR |
| :--- | :--- |
| Example | When the input X0 is set, the following program reads the contents of 10 points of the automatic |
| updated buffer set to station number 1 in the master module and stores this data in the PLC |  |
| CPU to D0 and the successive registers. The automatic updated buffer begins at the address |  |
| $300_{\mathrm{H}}$. Reading starts at the address $400_{\mathrm{H}}$ (offset = 100). The master module of CC-Link is allo- |  |
| cated to the I/O numbers $X / Y 040$ to $X / Y 41 \mathrm{~F}$. |  |




## 12 Microcomputer Mode (AnN(S))

The MELSEC A series (except for AnA, AnAS, and AnU) supports the combined execution of sequence program and microcomputer program. The microcomputer program allows the execution of program sequences leaving the macro range (main and sub program). A microcomputer program is invoked via a SUB $(P)$ instruction.

MELSEC AnA, AnAS, AnUS, QnA, QnAS and System Q CPUs do not process microcomputer programs.

### 12.1 Storage capacities and memory areas

The following table gives a CPU related overview of capacities and memory areas for microcomputer programs:

| CPU | Processor | Mikrocomputer Program Area | Work Area | Stack Area | Instructions not supported |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A1 | $\begin{gathered} 8086 \\ (8 \mathrm{MHz}) \end{gathered}$ | $0-10$ kBytes | A100H - A1FFH (256 Bytes) | User area: 128 Bytes | INT, INTO, IRET, IN, OUT, HLT, WAIT, LOCK, ESC |
| A2 |  | $0-26$ kBytes |  |  |  |
| A3 |  | $\begin{aligned} & 0-58 \text { kBytes (MAIN) } \\ & 0-58 \text { kBytes (SUB) } \end{aligned}$ |  |  |  |
| A1N | $\begin{gathered} 8086 \\ (10 \mathrm{MHz}) \end{gathered}$ | 0-10 kBytes |  |  |  |
| A2N-S1 |  | 0-26 kBytes |  |  |  |
| A2S |  | $0-26$ kBytes |  |  |  |
| A3N |  | $\begin{aligned} & 0-58 \text { kBytes (MAIN) } \\ & 0-58 \text { kBytes (SUB) } \end{aligned}$ |  |  |  |
| A1S | $\begin{gathered} 8086 \\ (8 \mathrm{MHz}) \end{gathered}$ | 0-14 kBytes |  |  |  |
| A1S-S1 |  | 0-14 kBytes |  |  |  |
| A2C |  | 0-26 kBytes |  |  |  |
| A3H | $\begin{gathered} 80286 \\ (8 \mathrm{MHz}) \end{gathered}$ | $0-58$ kBytes (MAIN) <br> $0-58$ kBytes (SUB) |  |  | INT, INTO, IRET, IN, OUT, HLT, WAIT, LOCK, ESC, CLI, STI |
| A3M |  | $\begin{aligned} & 0-58 \text { kBytes (MAIN) } \\ & 0-58 \text { kBytes (SUB) } \end{aligned}$ |  |  |  |

NOTE The microcomputer program area is specified in multiples of $2 k B y t e s$. The memory areas for the individual program parts (microcomputer and sequence program in the MAIN and SUB range) must not overlap.

In order to avoid malfunction never use instructions not supported by microcomputer programs (refer to table above).

### 12.2 Applying user-created microcomputer programs

The source code written by the user in 8086 assembly language is compiled (converted) into a machine language comprehensible to the PLC by assembler programs under CP/M ${ }^{\circledR}$ or MS-DOS ${ }^{\circledR}$. The compiled program is called the "object program" and is to be stored in the microcomputer memory area of the CPU. A C-compiler transfers the OBJ file to the PLC via a programming terminal.
NOTE Please check, whether these functions are available and supported by your version of the programming software.

## Precaution on preparing the microcomputer program

- Provide the PUSH instruction at the start of the microcomputer program so that the contents of registers used during execution are saved in the stack areas. Also, provide the POP instruction at the end of the program so that the contents of registers saved in the stack areas are returned.
- Initialize the registers to be used in the microcomputer program at the start of the microcomputer program. The contents of the registers are not defined once the microcomputer program is called from the sequence program.
- Since the microcomputer program is executed only if it is called from the sequence program with the $\operatorname{SUB}(\mathrm{P})$ instruction, the sequence program is always required.
- To return from the microcomputer program to the sequence program, use the RETF intruction.


### 12.2.1 Memory map

The microcomputer program is stored in two different memory areas of the CPU. The area from 8000 H through 9FFFH with a capacity of 8 kByte is used for data storage and the area from A 100 H through A 1 FF н is used as work area for the microcomputer program.


1 Data storage area
2 Work area for microcomputer program

### 12.2.2 Address configuration of the data storage area

One address of the data storage area consists of 16 bits and is subdivided into an even and an odd area of 8 bits each. The following figure shows the configuration pattern of one address.


1 One address 8000н
2 Odd 8-bit area (8001н)
3 Even 8-bit area (8000н)

### 12.2.3 Configuration of data memory area

The data memory area from 8000 through 9FFFH is used by the CPU to store the device data. The following tables show the device related configuration of this area:


[^109]
${ }^{1}$ Odd area
${ }^{2}$ Even area
${ }^{3}$ Area storing operation results of the PLC (read and write).

| Device | CPU <br> Type |  | ress |  | Configuration |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Data register (D) | $\begin{gathered} \text { A1 } \\ \text { A2 } \\ \text { A3 } \\ \text { A1N } \\ \text { A2N-S1 } \\ \text { A3N } \\ \text { A1S1 } \\ \text { A1S-S1 } \\ \text { A2C } \end{gathered}$ | $8800 \mathrm{H}$ <br> 8FFFH | D0-1023 | $\begin{aligned} & 8800 \mathrm{H} \\ & 8801 \mathrm{H} \end{aligned}$ |  |
| Link register (W) |  | $\begin{aligned} & 9000 \mathrm{H} \\ & - \\ & 97 \mathrm{FFH} \end{aligned}$ | W0-3FF |  |  |
| Current value of timer (T) |  | $\begin{aligned} & 9800 \mathrm{H} \\ & - \\ & 99 \mathrm{FFH} \end{aligned}$ | T0-255 |  |  |
| Current value of counter (C) |  | 9A00H 9BFFH | C0-255 |  | b7---------------------b0 |
| Special register (D) |  | $\begin{aligned} & \text { 9DOOH } \\ & - \\ & \text { 9EFFH } \end{aligned}$ | $\begin{gathered} \text { D9000- } \\ 9255 \end{gathered}$ |  | b15------------------b8 |
| Accumulator (A0, A1) |  | 9FF8H <br> 9FFAн | A0 / A1 |  |  |
| Index register (Z,V) |  | 9FFCH <br> - <br> 9FFEн | Z/V |  |  |


${ }^{1}$ Odd addresses
${ }^{2}$ Even addresses
${ }^{3}$ Area storing ON/OFF data status of an input module (read only)
${ }^{4}$ Area storing operation results of the PLC (read and write)


[^110]| Device | $\begin{aligned} & \text { CPU } \\ & \text { Type } \end{aligned}$ | Address |  | Configuration |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Data register (D) | $\begin{aligned} & \text { A3H } \\ & \text { A3M } \end{aligned}$ | $8800 \mathrm{H}$ <br> 8FFFH | D0-1023 | $\begin{aligned} & 8800 \mathrm{H} \\ & 8801 \mathrm{H} \end{aligned}$ |  |
| Link register (B) |  | $\begin{aligned} & 9000 \mathrm{H} \\ & - \\ & 97 \mathrm{FFH} \end{aligned}$ | W0-3FF |  |  |
| Current value of timer (T) |  | $\begin{aligned} & 9800 \mathrm{H} \\ & - \\ & 99 \mathrm{FFH} \end{aligned}$ | T0-255 |  |  |
| Current value of counter (C) |  | $\begin{aligned} & \text { 9A00H } \\ & - \\ & 9 B F F H \end{aligned}$ | C0-255 |  | b7---------------------b0 |
| Special register (D) |  | 9D00H <br> 9EFFH | $\begin{gathered} \text { D9000- } \\ 9255 \end{gathered}$ |  | b15------------------b8 |
| Accumulator (A0, A1) |  | 9FF8H <br> 9FFAн | A0 / A1 |  |  |
| Index register (Z,V) |  | 9FFCн <br> 9FFEн | Z / V |  |  |


| Device | CPU <br> Type |  |
| :---: | :---: | :---: |


| Device | CPU <br> Type | Address |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Extension file register (R) | $\begin{gathered} \text { A2 } \\ \text { A3 } \\ \text { A2N } \end{gathered}$ | Memory cartridges |  | 2 |  |
|  |  |  |  |  |  |
|  |  | 3 | 4 | 3 | 4 |
|  |  | 11 | 38000 н | 28 | A0000 H |
|  |  | 10 | 3 COOOH | 27 | A4000 H |
|  |  |  |  | 26 | A8000 H |
|  |  |  |  | 25 | ACOOOH |
|  |  |  |  | 24 | B0000 H |
|  | A2N-S1 |  |  | 23 | B4000 H |
|  | S |  |  | 22 | B8000 H |
|  | A3N |  |  | 21 | BC000 H |
| Block no. | A3\% |  |  | 20 | C 0000 H |
|  | A3M |  |  | 19 | C 4000 H |
|  |  |  |  | 18 | C8000 H |
|  |  |  |  | 17 | CCOOOH |
|  |  |  |  | 16 | D0000 H |
|  |  |  |  | 15 | D4000 H |
|  |  |  |  | 14 | D8000 H |
|  |  |  |  | 13 | DC000 H |
|  |  |  |  | 12 | E4000 H |
|  |  |  |  | 11 | E8000 H |
|  |  |  |  | 10 | EC000H |

[^111]
## 13 Error Codes

If an error occurs when the PLC is turned ON, set into RUN mode, or during operation, the self diagnostic functions of the CPU returns an error (LED indication or message on LED display) and store the error information in special relays ( M ) or diagnostic relays (SM) and in the special register (D9008) or diagnostic registers (SD).

### 13.1 Table of error codes; Q00J, Q00 and Q01CPU

The following table contains an overview of all possible errors and the corresponding error messages, possible causes, and remedial advice. Only the error messages of the Q00JCPU, Q00CPU and the Q01CPU are included.

| $\begin{aligned} & \text { Error } \\ & \text { code } \\ & \text { (SDO) }^{1} \end{aligned}$ | Error message | Common information (SD5 to 15) ${ }^{\mathbf{1}}$ | Individual information (SD13 to 20) ${ }^{1}$ | LED Status |  | CPU <br> Status | Diagnostic timing |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | RUN | ERROR |  |  |  |
| 1000 | MAIN CPU DOWN | - | - | OFF | Flashes/ON | Stop | Always |  |
| 1010 | END NOT EXECUTE | - | - | OFF | Flashes | Stop | When an END instruction is executed. |  |
| 1011 |  |  |  |  |  |  |  |  |
| 1012 |  |  |  |  |  |  |  |  |
| 1101 | RAM ERROR | - | - | OFF | Flashes | Stop | At power ON/At reset |  |
| 1102 |  |  |  |  |  |  |  |  |
| 1103 |  |  |  |  |  |  |  |  |
| 1104 |  |  |  |  |  |  |  |  |
| 1200 | OPE. CIRCUIT ERR. | - | - | OFF | Flashes | Stop | At power ON/At reset |  |
| 1201 |  |  |  |  |  |  |  |  |
| 1202 |  |  |  |  |  |  |  |  |
| 1300 | FUSE BREAK OFF | Unit/Module no. | - | OFF/ON | Flashes/ON | Stop/ <br> Continue ${ }^{2}$ | When an END instruction is executed. |  |
| 1310 | I/O INT ERROR | Unit/Module no. | - | OFF | Flashes | Stop | During interrupt |  |
| 1401 |  |  | - |  |  |  | At power ON/At reset When an intelligent function module is accessed. |  |
| 1402 | SP. UNIT DOWN | Unit/Module no. | Program error location | OFF | Flashes | Stop/ <br> Continue ${ }^{3}$ | When an intelligent function module is accessed. |  |
| 1403 |  |  | - |  |  |  | When an END instruction is executed. |  |

[^112]| Error description and cause | Remedy |
| :---: | :---: |
| RUN mode suspended or failure of main CPU <br> 1.) Malfunction due to noise or other reasons <br> 2.) Hardware fault | 1.) Measure noise level. <br> 2.)Reset CPU and switch back to RUN mode. <br> If the same error is indicated again this hints to a CPU hardware fault. Please contact your nearest MITSUBISHI service. |
| Entire program was executed without execution of an END instruction. <br> 1.) When END instruction is executed it is read as a different instruction code. <br> 2.) The END instruction was altered to another instruction code. |  |
| Error in internal RAM where CPU sequence program is stored. | This hints to a CPU hardware fault. <br> Please contact your nearest MITSUBISHI service. |
| Error in RAM used as CPU work area. |  |
| Internal CPU error |  |
| RAM address error in CPU |  |
| Malfunction of operation circuit performing CPU-internal index qualification. |  |
| Malfunction of CPU hardware (Logic) |  |
| Malfunction of circuit performing sequence processing. |  |
| Blown fuse in output module. | 1.) Check ERR LEDs of output modules and replace the module whose LED is lit. <br> 2.) The module with a blown fuse can also be checked with a programming terminal. Monitor the special registers SD130 to SD137 on the display of a programming terminal and check if there is a bit set (1), which corresponds to the module with the blown fuse. |
| An interrupt occurred although there is no interrupt module in the system. | One of the connected modules has a hardware fault. Check the connected modules. Please contact your nearest MITSUBISHI service. |
| 1.)There was no response from an intelligent function module during initial communications. <br> 2.) The size of the buffer memory of the intelligent function module is abnormal. | The CPU module has a hardware fault. Please contact your nearest MITSUBISHI service. |
| A special function module was accessed in the program, but there was no response. | The CPU module has a hardware fault. Please contact your nearest MITSUBISHI service. |
| 1.)There was no response from the intelligent function module when the END instruction is executed. <br> 2.) An error is detected at the intelligent function module. | The accessed special function module has a hardware fault. Please contact your nearest MITSUBISHI service. |

Error codes 1411 to 2112

| $\begin{aligned} & \text { Error } \\ & \text { code } \\ & \text { (SD0) }^{1} \end{aligned}$ | Error message | $\left.\left.\begin{array}{c}\text { Common } \\ \text { information } \\ (S D 5\end{array}\right) 15\right)^{1}$ | Individual information (SD13 to 20) ${ }^{1}$ | LED Status |  | CPU Status | Diagnostic timing |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | RUN | ERROR |  |  |  |
| 1411 | CONTROL-BUS ERR. | Unit/Module no. | Program error location | OFF | Flashes | Stop | At power ON/At reset |  |
| 1412 |  |  |  |  |  |  | During execution of FROM/TO instruction set. |  |
| 1413 |  | - | - |  |  |  | Always |  |
| 1414 |  | - | - |  |  |  | When an END instruction is executed. |  |
| 1415 |  | Base no. | - |  |  |  |  |  |
| 1500 | AC DOWN | - | - | ON | OFF | Continue | Always |  |
| 1600 | BATTERY ERROR | Drive name | - | ON | OFF | Continue | Always |  |
| 2000 | UNIT VERFIY ERR. | Unit/Module no | - | OFF/ON | Flashes/ON | Stop/ <br> Continue ${ }^{2}$ | When an END instruction is executed. |  |
| 2100 | SP. UNIT LAY ERR. | Unit/Module no. | - | OFF | Flashes | Stop | At power ON/At reset |  |
| 2103 |  |  |  |  |  |  |  |  |
| 2106 |  |  |  |  |  |  |  |  |
| 2107 |  |  |  |  |  |  |  |  |
| 2110 | SP UNIT ERROR | Unit/Module no | Program error location | OFF/ON | Flashes/ON | Stop/ <br> Continue ${ }^{2}$ | When instruction is executed. |  |
| 2111 |  |  |  |  |  |  |  |  |
| 2112 |  |  |  |  |  |  | When instruction is executed. $\text { STOP } \rightarrow \text { RUN }$ |  |

[^113]| Error description and cause | Remedy |
| :---: | :---: |
| After performing a parameter I/O allocation a special function module cannot be accessed at initial communications. <br> On occurrence of this error the initial I/O number of the according module is stored | Either a special function module or the CPU module or a base unit has a hardware fault. Please contact your nearest MITSUBISHI service. |
| The FROM/TO instruction set could not be executed due to a control pulse error with a special function module. On occurrence of this error the program error location is stored. |  |
| An error is detected on the system bus (Wait-length time-out, arbitration time-out). |  |
| An error is detected on the systembus. |  |
| Fault of the main or extension base unit was detected. |  |
| A momentary interruption of the power supply occurred. | Check the power supply. |
| 1.) Low voltage of CPU module battery <br> 2.) The battery of the CPU battery is not connected. | 1.) Replace battery. <br> 2.) Install a lead connector, if the battery is intended for the internal RAM or backup. |
| I/O module information changed at power ON I/O module (or special function module) not installed properly on the base unit | Read the common error information on the display of a programming terminal and check the installation of the according module on the base unit. <br> Alternatively, monitor the special registers SD150 to SD157 on the display of a programming terminal and check the installation of the modules of which the according bit is set „, ,, |
| In the parameter I/O allocation settings, an intelligent function module was allocated to a location reserved for an I/O module or vice versa. <br> In the parameter I/O allocation settings, a module other than CPU was allocated to a location reserved for a CPU module or vice versa. <br> No CPU module was allocated to a location for a CPU module. <br> A general-purpose switch was set to the module with no general purpose switches. | Correct the parameter I/O allocation settings accordingly. <br> Reset the general-purpose switch settings. |
| More than one Q160 interrupt module is installed on the base unit. | Install one Q160 module only |
| 1.) More than one MELSECNET/H module is installed. <br> 2.) More than one Ethernet module is installed. <br> 3.) More than two CC-Link modules are installed. <br> 4.) There are identical network or station numbers in a MELSECNET/H network. | 1.) Run max. 1 module. <br> 2.) Run max. 1 module. <br> 3.) Run max. 2 modules. <br> 4.) Check network and station numbers. |
| The head $X / Y$ set in the parameter I/0 allocation settings is also the head $X / Y$ for another module. | Reset the parameter I/O allocation settings and adopt it to the actual status. |
| The module addressed by a FROM/TO instruction set is not a special function module. The special function module being accessed is faulty. | Read induvidual error information then check and edit the FROM/TO instruction set that |
| The location designated by link direct device is not a network module. | In case of a faulty module, please contact your nearest MITSUBISHI service. |
| The designated special function module is not a special function module or not the relevant one. | Read individual error information then check and edit the special function module dedicated instruction that corresponds to the numerical value there (program error location). |

Error codes 2120 to 3004


[^114]| Error description and cause | Remedy |
| :---: | :---: |
| $A$ QA[]B or QA1S[]B is used a the base unit. | Use a Q []$B$ a the base unit. |
| A QA1S[]B is used as the main base unit. | Use a Q[]B a the main base unit. |
| A module is installed at the 25th or later slot (17th or later for Q00JCPU). <br> A module is installed at the slot later than the number of slots specified with base allocation setting. <br> A module is installed at the $1 / 0$ points later than the actual $1 / 0$ points. <br> A module installed at the last $1 / 0$ point occupies more points. <br> More than 4 extension bases are connected (more than 2 extension bases for QOOJCPU). | Remove the module installed at the 25th or later slot (17th or later for Q00JCPU). <br> Remove the module installed at the slot later than the number of slots specified with base allocation setting. <br> Remove the module installed at the $1 / 0$ points later than the actual $I / 0$ points. <br> Change the last module for a module whose occupying points do not exceed the actual I/O points. <br> Connect max. 4 extension bases ( 2 for QOOJCPU). |
| A module which the CPU cannot recognize has been installed. There was no response from an intelligent function module. | Install a module, which can be used with the Q-CPU. <br> The intelligent function module has a hardware fault. Please contact your nearest MITSUBISHI service. |
| There is no parameter file at the program memory. | Check and correct the setting of the parameter enabled drive switch. Provide a parameter file on the designated drive. |
| The file designated by the PC file settings in the parameters cannot be found. | Read the individual error information on the display of a programming terminal and ensure that the drive and file destination correspond to the numerical values there. Create the designated file. |
| The file designated by the parameter PC RAS settings fault history area was not created. | Read the individual error information on the display of a programming terminal and ensure that the drive and file destination correspond to the numerical values there. Check the remaining free memory on the memory card. |
| There is a program file that uses a device that exceeds the device allocation range designated by the parameter device settings. | Read the individual error information on the display of a programming terminal and ensure that the parameter device settings and the program file device allocation correspond to the numerical values there (file name). |
| There are multiple program files although „none" is set in the parameter program settings. | Edit the parameter program settings to 'yes'. Delete unneeded programs. |
| The program file is not correct. Alternatively, the file contents are not those of a sequence program. | Check whether the file format is *.QPG and whether the file contents are intended for a sequence program. |
| There are no program files at all. | Check the program configuration and the parameters. |
| The parameter settings for timer time limit setting, the RUN-PAUSE contact, the common pointer number, the general data processing, number of vacant slots, or system interrupt settings exceed the relevant CPU range. | 1.)Read the detailed error information on the display of the programming terminal, check the parameter items corresponding to the numerical values (parameter numbers) there, and correct if necessary. |
| Parameter settings were destroyed. | 2.)If the error is still generated, this hints to a memory error either in the internal CPU RAM or on the memory card. |
| The number of devices set at the parameter device settings exceeds the relevant CPU range. | Please contact your nearest MITSUBISHI service. |
| The parameter file is incorrect. Alternatively, the contents of the file are not parameters. | Check whether the file format is *.QPA and whether the file actually contains parameters. |

Error codes 3100 to 4030


[^115]| Error description and cause | Remedy |
| :---: | :---: |
| 1.) The number of actually installed modules is different from that designated in the number of modules setting parameter of MELSECNET/H <br> 2.) The head $I / O$ number of actually installed modules is different from that designated in the network setting parameter of MELSECNET/H <br> 3.) Some of the data in the parameter cannot be handled. <br> 4.) The station type of MELSECNET/H has been changed, while the power is on. (A change from RESET to RUN is required to change the station type). | 1.) Write after correcting the network parameters. <br> 2.) If the error is still generated, please contact your nearest MITSUBISHI service |
| The network no. specified by a parameter is different from that of the actually mounted network. <br> The head $\mathrm{I} / 0$ number specified by a parameter is different from that of the actually mounted I/O unit. <br> The network class specified by a parameter is differrent from that of the actually mounted network. <br> The network refresh parameter of the MELSECNET/H is out of the specified area. | Match the data specified by the parameters with those of the actually mounted network and units. |
| An error was discovered when the network parameter check was made at the network module. |  |
| Though the number of units for the Ethernet unit quantity set parameter is set at one or more, the actually mounted number of units is zero. <br> The head I/O number for the Ethernet set parameters is differrent from that of the actually mounted I/O unit. |  |
| Ethernet and MELSECNET/H use the same network number. <br> Network number, station number and group number set by the parameter is out of range. <br> The I/O number is out of range of the CPU used. <br> Ethernet-specific parameter setting is not normal. <br> The parameter peculiar to Ethernet is not normal. | 1.) Write after correcting the network parameters. <br> 2.) If the error is still generated, please contact your nearest MITSUBISHI service. |
| Though the number of units for the CC-Link unit quantity set parameters is set at one or more, the actually mounted number of units is zero. <br> The head I/O number for the common parameters is different from that of the actually mounted I/O unit. <br> The station class for the CC-Link unit quantity set parameters is differrent from that of the actually mounted station. |  |
| The network refresh parameter for CC-Link is out of range. |  |
| The contents of the CC-Link parameter are incorrect. |  |
| The first I/O number in the intelligent function module parameter set on GX Configurator differs from the actual $1 / 0$ number. | Check the parameter setting. |
| The refresh range of the intelligent function module exceeds the file register capacity The intelligent function module's refresh parameter setting is outside the available range. |  |
| The intelligent function module's refresh parameter are incorrect. |  |
| The program contains an instruction code that cannot be decoded. An unusable instruction is included in the program. |  |
| The instruction name is incorrect. |  |
| The instruction designates an incorrect number of devices. |  |
| The instruction designates a device that cannot be used. | the files corresponding to the numerical values there (program error location). |
| The program contains no END-(FEND-) instruction. |  |
| The common pointer numbers used by individual files overlap. |  |
| The allocation pointer numbers used by individual files overlap. |  |

Error codes 4100 to 9000

|  | Error message | Common information (SD5 to 15) ${ }^{1}$ | Individual information (SD13 to 20) ${ }^{1}$ | LED-Status |  | CPU Status | Diagnostic timing |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | RUN | ERROR |  |  |  |
| 41004101 | OPERATION ERROR | Program error location | - | OFF/ON | Flashes/ON | Stop/ <br> Continue ${ }^{2}$ | When an instruction is executed. |  |
|  |  |  |  |  |  |  |  |  |
| 4102 |  |  |  |  |  |  |  |  |
| 4108 |  |  |  |  |  |  |  |  |
| 4200 | FOR NEXT ERROR | Program error location | - | OFF | Flashes | Stop | When an instruction is executed. |  |
| 4201 |  |  |  |  |  |  |  |  |
| 4202 |  |  |  |  |  |  |  |  |
| 4203 |  |  |  |  |  |  |  |  |
| 4210 | CAN'T EXECUTE ( P ) | Program error location | - | OFF | Flashes | Stop | When an instruction is executed. |  |
| 4211 |  |  |  |  |  |  |  |  |
| 4212 |  |  |  |  |  |  |  |  |
| 4213 |  |  |  |  |  |  |  |  |
| 4220 | CAN'T EXECUTE ( 1 ) | Program error location | - | OFF | Flashes | Stop | When an instruction is executed. |  |
| 4221 |  |  |  |  |  |  |  |  |
| 4223 |  |  |  |  |  |  |  |  |
| 4231 | INST. FORMAT ERR | Program error location | - | OFF | Flashes | Stop | When an instruction is executed. |  |
| 5001 | WDT ERROR | Time (Set value) | Time (value actually measured) | OFF | Flashes | Stop | Always |  |
| 5010 | PRG. TIME OVER | Time (Set value) | Time (value actually measured) | ON | ON | Continue | Always |  |
|  |  |  |  | ON | OFF |  |  |  |
|  |  |  |  |  | R LED ON |  |  |  |

[^116]| Ursache | Abhilfe |
| :---: | :---: |
| The instruction cannot process the contained data. | Read the common error information on the display of the programming terminal and check the indicated program step. |
| The designated device numbers for data processed by the instruction exceed the usable device range. <br> Alternatively, the stored data or constants for the devices designated by the instruction exceed the usable range. |  |
| The network number or station number designated by a dedicated network instruction is incorrect. The link direct device is not set correctly. |  |
| The CC-Link parameter are not set when the CC-Link instruction is executed. | Execute the CC-Link instruction after setting the CC-Link parameter. |
| No NEXT instruction was executed following the execution of a FOR instruction. Alternatively, there are fewer NEXT instructions than FOR instructions. | Read the common error information on the display of the programming terminal and check the indicated program step. |
| A NEXT instruction is executed without a prior FOR instruction. Alternatively, there are more NEXT instruction than FOR instructions. |  |
| More than 16 nesting levels are progarmmed. | Reduce the number of nesting levels to 16 max. |
| A BREAK instruction is executed without a prior FOR instruction. | Read the common error information on the display of the programming terminal and check the indicated program step. |
| The CALL instruction is executed but there is no subroutine at the specified pointer. |  |
| The executed subroutine contains no RET instruction. |  |
| The RET instruction is programmed prior to the FEND instruction. |  |
| More than 16 nesting levels are progarmmed. | Reduce the number of nesting levels to 16 max. |
| An interrupt was generated but no corresponding interrupt pointer was found. | Read the common error information on the display of the programming terminal and check the indicated program step. |
| The executed subroutine contains no IRET instruction. |  |
| The IRET instruction is programmed prior to the FEND instruction. |  |
| The IX and IXEND instructions are not programmed in combination. The numbers of IX and IXEND instructions are equal. |  |
| The program scan time exceeds the WDT setting value designated by the parameter PC RAS setting. | Read the individual error information on the display of the programming terminal and check the numerical value (time) there, and shorten scan time if necessary. |
| The run time of a low-speed execution type program that is set in the parameter PC RAS setting exceeds the margin time of constant scan. | Check and change the constant scan time and the run time for the low-speed execution type program. |
| The annunciator F was set ON . | Read the individual error information on the display of the programming terminal and check the program corresponding to the numerical value (annunciator number). |

### 13.2 Table of Error Codes; QnA CPUs and System Q

The following table contains an overview of all possible errors and the corresponding error messages, possible causes, and remedial advice. Only the error messages of the Q02(H), Q06H, Q12H, Q25H, QnA, QnAS and Q4AR CPUs are listed. The sign "," in the corresponding CPU column indicates that the error is applied to all types of CPUs mentioned above. "Rem" indicates compatibility with remote I/O modules. A CPU type name in this column indicates that the error is applied to the specific type of CPU only.


[^117]

Table of Error Codes; QnA CPUs and System Q

Error codes 1300 to 1413


[^118]| Error description and cause | Remedy | Valid for: |
| :---: | :---: | :---: |
| Blown fuse in output module | 1.) Check ERR LEDs of output modules and replace the module whose LED is lit. <br> 2.) The module with a blown fuse can also be checked with a programming terminal. Monitor the special registers SD1300 to SD1331 and check if a bit is set (,,1"), which corresponds to the module with a blown fuse. | $\begin{aligned} & \text { Q CPU } \\ & \text { Rem } \end{aligned}$ |
| Blown fuse in output module | 1.) Check blown fuse indicator LEDs of output modules and replace according fuse. <br> 2.) Read common error information on display of programming terminal, and replace fuse of indicated output module. Alternatively, monitor the special registers SD1300 to SD1331 on the display of a programming terminal and replace the fuse of the output module of which the according bit is set (,,1"). | QnA CPU, Q4AR CPU |
| Blown fuse in output module <br> The external power supply for output load is turned off or is disconnected. | 1.) Check blown fuse indicator LEDs of output modules and replace according fuse. <br> 2.) Read common error information on display of programming terminal, and replace fuse of indicated output module. Alternatively, monitor the special registers SD1300 to SD1331 on the display of a programming terminal and replace the fuse of the output module of which the according bit is set (,,1"). <br> 3.) Check wether the external power supply for output load is off or disconnected. | Q2AS CPU |
| The external power supply for output load is turned off or is disconnected. (For future use). | Check the external power supply for output loads. | $\begin{aligned} & \text { Q CPU } \\ & \text { Rem } \end{aligned}$ |
| An interrupt occurred although there is no interrupt module in the system. | One of the connected modules has a hardware fault. Check the connected modules. <br> Please contact your nearest MITSUBISHI service. | $\bigcirc$ |
| 1.)There was no response from an intelligent function module during initial communications. <br> 2.) The size of the buffer memory of the intelligent function module is abnormal. | The CPU module has a hardware fault. Please contact your nearest MITSUBISH service. | $\begin{aligned} & \text { Q CPU } \\ & \text { Rem } \end{aligned}$ |
| After performing a parameter $1 / 0$ allocation there was no return signal from the special function module at initial communications. <br> On occurrence of this error the initial I/O number of the according module is stored. | The accessed special function module has a hardware fault. Please contact your nearest MITSUBISHI service. | QnA CPU |
| A special function module was accessed in the program, but there was no response. | The CPU module has a hardware fault. Please contact your nearest MITSUBISHI service. | $\begin{aligned} & \text { Q CPU } \\ & \text { Rem } \end{aligned}$ |
| A special function module was accessed during the execution of a FROM/TO instruction set but there was no response. <br> On occurrence of this error the program error location is stored. | accessed special function module has a hardware fault. | QnA CPU |
| 1.)There was no response from the intelligent function module when the END instruction is executed. <br> 2.) An error is detected at the intelligent function module. | Please contact your nearest MIISUBISHI service. | $\begin{aligned} & \text { Q CPU } \\ & \text { Rem } \end{aligned}$ |
| After performing a parameter $/ / 0$ allocation a special function module cannot be accessed at initial communications. <br> On occurrence of this error the initial $/ / 0$ number of the according module is stored. | Either a special function module or the CPU module or a base unit has a | Rem |
| The FROM/TO instruction set could not be executed due to a control pulse error with a special function module. <br> On occurrence of this error the program error location is stored. | Please contact your nearest MITSUBISHI service. | $\bigcirc$ |
| A System Q CPU of function version A is used in a multi-CPU system. | 1.) Change the CPU module to one of function version $B$ or later. <br> 2.) A special function module or the CPU module or a base unit has a hardware fault. Please contact your nearest MITSUBISHI service. | Q CPU <br> (Ver. B or later) |
| An error is detected on the system bus (Wait-length time-out, arbitration time-out). | Either a special function module or the CPU module or a base unit has a hardware fault. Please contact your nearest MITSUBISHI service. | $\begin{aligned} & \text { Q CPU } \\ & \text { Rem } \end{aligned}$ |

Table of Error Codes; QnA CPUs and System Q

Error codes 1414 to 2101


[^119]| Error description and cause | Remedy | Valid for: |
| :---: | :---: | :---: |
| Malfunction in one the installed modules. <br> A System $Q$ CPU of function version $A$ is used in a multi-CPU system. | 1.) Change the CPU module to one of function version B or later. <br> 2.) A special function module or the CPU module or a base unit has a hardware fault. Please contact your nearest MITSUBISHI service. | Q CPU <br> (Ver. B or <br> later) |
| An error is detected on the system bus. | Either a special function module or the CPU module or a base unit has a hardware fault. Please contact your nearest MITSUBISHI service. | $\begin{aligned} & \hline \text { Q CPU } \\ & \text { Rem } \end{aligned}$ |
| Fault of the main or extension base unit. | Either a special function module or the CPU module or a base unit has a | Q CPU <br> (Ver. B or |
| A Bus fault was detected at power-on or reset. |  | later) |
| Hardware fault at the system management module AS92R. | Please contact your nearest MITSUBISHI service. | Q4AR CPU |
| A momentary interruption of the power supply occurred. | Check the power supply. | -/Rem |
| The 5 V DC voltage of one of the two power supplies in the redundant system extension bases has dropped below $85 \%$ of the rated voltage. | Check the supply voltage of the power module. Replace the power module if |  |
| The 5 V DC supplied voltage of the power supply modules in the extension base has dropped below $80 \%$ of the rated voltage. | ge is below the rated voltage. | Q4AR CPU |
| The 24 V DC supplied to the system management module AS92R has dropped below $85 \%$ of the rated voltage. | Check the power supply. |  |
| 1.) Low voltage of CPU battery <br> 2.) CPU module battery is not connected. | 1.) Replace battery. <br> 2.) Install a lead connector, if the battery is intended for the internal RAM or backup. | $\bigcirc$ |
| Low voltage of the battery in memory card 1. |  | $\bigcirc$ |
| Low voltage of the battery in memory card 2. |  | QnA CPU |
| I/O module information changed at power ON. <br> I/O module (or special function module) not installed properly on the base unit. | Read the common error information on the display of a programming terminal and check the installation of the according module on the base unit. Alternatively, monitor the special registers SD1400 to SD1431 on the display of a programming terminal and check the installation of the modules of which the according bit is set „,". | Rem |
| A System Q CPU of function version A is used in a multi-CPU system. | Change the CPU module to one of function version B or later. | Q CPU (Ver. B or later) |
| A Slot, in which a Ql60 interrupt module is installed, is set to other than intelligent function module or interrupt module. | Make settings to match the actual loading status. | Q CPU Ner. $B$ or later) |
| In the parameter I/O allocation settings, an intelligent function module was allocated to a location reserved for an I/O module or vice versa. <br> In the parameter I/O allocation settings, a module other than CPU was allocated to a location reserved for a CPU module or vice versa. <br> No CPU module was allocated to a location for a CPU module. <br> A general-purpose switch was set to the module with no general purpose switches. | Correct the parameter I/O allocation settings accordingly. <br> Reset the general-purpose switch settings. | $\begin{aligned} & \text { Q CPU } \\ & \text { Rem } \end{aligned}$ |
| In parameter I/O allocation settings a special function module was allocated to a location reserved for an I/O module or vice versa. | Correct the parameter I/O allocation settings accordingly. | QnA CPU |
| More than 12 special function modules (except A1SI61 and Q160) capable of sending an interrupt to the CPU are installed. | Reduce the number of special function modules (except A1SI61 and Q\|60) to 12 or less. | Q CPU |
| More than 12 special function modules (except A161) capable of sending an interrupt to the CPU are installed. | Reduce the number of special function modules (except A161) to 12 or less. | QnA CPU |

Error codes 2102 to 2109


[^120]| Error description and cause | Remedy | Valid for: |
| :---: | :---: | :---: |
| More than 6 modules A1SD51S are installed. | Reduce the number of A1SD51S to 6 or less. | Q CPU |
| More than 6 serial communications modules are installed (except A(1S)J71QC24). | Reduce the number of serial communications modules (except A(1S)J71QC24) to 6 or less. | QnA CPU <br> Rem |
| 1.) More than one Q\|60 or A1SI61 interrupt module is installed in a single-CPU system. <br> 2.) More than one Q\|60/A1SI61 module is set to the same control CPU in a multi-CPU system. <br> 3.) More than one A1SI61 module is installed in a multi-CPU system. | 1.) Reduce the number of Q160 or A1SI61 in a single-CPU system to one. <br> 2.) Each CPU can control one Q160 or A1SI61 only. <br> 3.) Install only one A1SI61 in a multi-CPU system. Use the Q160 when each CPU of a multi-CPU system shall control an interrupt module. (A combination of one A1S61 plus 3 Q160 is possible. Or use the Q160 modules only.) | Q CPU Ner. B or later) |
| More than one A1S161 or Q160 interrupt module is installed on the base unit. | Install one A1SI61 or Q160 module only | Q CPU |
| More than one A1SI61 interrupt module is installed on the base unit. | Install one A1SI61 module only. | QnA CPU |
| At the MELSECNET/MINI auto refresh parameter settings the current module allocation does not correspond to actual module models at the station numbers in the link system. | Reset and correct the MELSECNET/MINI auto refresh parameter settings. | QnA CPU |
| The maximum number of special function modules executing dedicated instructions allocated to a CPU module is exceeded (max. number is 1344). <br> Total must be equal to or below 1344 <br> *: When the expansion mode is used. | Reduce the number of installed special function modules. | QnA CPU |
| 1.) More than four MELSECNET/H modules are installed in a multi-CPU system. <br> 2.) More than four System Q ETHERNET modules are installed in a multi-CPU system. | Run max. 4 modules | Q CPU (Ver. B or later) |
| 1.) More than four MELSECNET/H modules are installed. <br> 2.) More than four System $Q$ ETHERNET modules are installed. <br> 3.) Identical Network or station numbers exist in a MELSECNET/H network. | 1.) Run max. 4 modules. <br> 2.) Run max. 4 modules. <br> 3.) Check the network and station numbers. | $\begin{aligned} & \text { Q CPU } \\ & \text { Rem } \end{aligned}$ |
| 1.) More than four AJ71QLP21 or AJ71QBR11 are installed in the system. <br> 2.) More than two AJ71AP21/R21 or AJ71AT21B are installed in the system. <br> 3.)More than four AJ71QLP21, AJ71QBR11, AJ71AP21/R21, or AJ71AT21B are installed in the system. <br> 4.)There are identical network or station numbers in a MELSECNET/10 network. <br> 5.)There is more than one master station or local station in a MELSECNET (II) or MELSECNET/B network. | 1.) Run max. 4 modules <br> 2.) Run max. 2 modules <br> 3.) Run max. 4 modules <br> 4.) Check network and station numbers <br> 5.) Check station numbers | QnA CPU |
| The head $X / Y$ set in the parameter I/O allocation settings is also the head $X / Y$ for another module. | Reset the parameter I/O allocation settings and adopt it to the actual status. | Rem |
| Network modules A1SJ71LP21, A1SJ71BR11, A1SJ71AP21, A1SJ71AR21 or A1SJ71AT2 intended for an A2US CPU network are installed. <br> Network modules A1SJ71QLP21oder A1SJ71QBR11 intended for a Q2AS CPU network are installed. | Replace the modules by a QJ71LP21 or a QJ71BR11. | Q CPU |
| The modules A(1S)J71LP21 or A(1S)J71BR11 intended for an AnU CPU network are installed. | Replace the modules by an A(1S)J71QLP21 or an A(1S)J71QBR11. | QnA CPU |
| The control system and standby system module configurations are different when a redundant system is in the backup mode. | Check the module configuration of the standby system. | Q4AR CPU |

Table of Error Codes; QnA CPUs and System Q

Error codes 2110 to 2150


[^121]| Error description and cause | Remedy | Valid for: |
| :---: | :---: | :---: |
| A non existing CPU was specified in an instruction for accessing CPU shared memory. | Read individual error information then check the program that corresponds to the numerical value there (program error location). | Q CPU (Ver. B or later) |
| The module addressed by a FROM/TO instruction set is not a special function module. The special function module being accessed is faulty. | Read induvidual error information then check and edit the FROM/TO instruction set that corresponds to the numeric value there (program error location). <br> In case of a faulty module, please contact your nearest MITSUBISHI service. |  |
| The location designated by link direct device is not a network module. |  |  |
| The designated special function module is not a special function module or the relevant one. The designated network number does not exist, or the network moduleis not the corresponding one. | Read individual error information then check and edit the special function module (network module) dedicated instruction that corresponds to the numerical value there (program error location). | Rem |
| The module specified in a network dedicated instruction is not a network module, or a relay target network does not exist. |  | $\bigcirc$ |
| The CPU which is executing the instruction is specified in an instruction for which the specification of another CPU is necessary. | Read individual error information then check and edit the program that corresponds to the numerical value there (program error location). | Q CPU (Version B or later) |
| Another CPU is specified in an instruction for which the specification of the CPU where this instruction is executed is necessary. |  |  |
| An intelligent function module under control of another station was designated in an instruction. |  |  |
| A CPU that cannot be specified in the instruction dedicated to the multi-CPU system was specified. |  |  |
| The location of Q[]B and QA1S[]B is not correct. | Check the location of the base unit. | $\begin{aligned} & \text { Q CPU } \\ & \text { Rem } \end{aligned}$ |
| The CPU mode is not installed at the CPU slot or slots 0 to 2 . | Check the location of the CPU module. |  |
| A QA1S[] is installed as the main base unit. | Install the Q[]B as the main base unit. |  |
| A module is installed at the 65th or later slot. <br> A module is installed at the slot later than the number of slots specified with base allocation setting. <br> A module is installed at the I/O points later than the 4096th point. <br> A module installed at the 4096th point occupies later points. | Remove the module installed at the 65th or later slot. <br> Remove the module installed at the slot later than the number of slots specified with base allocation setting. <br> Remove the module installed at the I/O points later than the 4096th point. Change the last module to a module which does not exceed the 4096th point. |  |
| A module which the System Q CPU cannot recognize has been installed. There was no response from the intelligent function module. | Install a module, which can be used with the System Q CPU. The intelligent function module has a hardware fault. Please contact your nearest MITSUBISH service. |  |
| 1.) In a multi-CPU system there is an empty slot between the CPU modules. <br> 2.) A module other than a CPU module (i.e. an I/O-module or a motion controller) is installed between two CPU modules. | 1.) No empty slot is allowed between CPU modules. On the right side of the CPU modules slots can be left vacant. <br> 2.) Remove the module that is installed between the CPU modules.Install motion controller on the right side of System Q (PLC) CPUs. | Q CPU (Version B or later) |
| An intelligent function module which is incompatible with the multi-CPU system is allocated to CPU 2, 3, or 4. | 1.) Replace the module with one that is compatible with the multi-CPU system. <br> 2.) Allocate the module which is incompatible with the multi-CPU system to CPU 1. |  |

Error codes 2200 to 2413


[^122]| Error description and cause | Remedy | Valid for: |
| :---: | :---: | :---: |
| There is no parameter file at the drive designated by DIP switches as a valid drive switch. | Check and correct the setting of the parameter enabled drive switch. Provide a parameter file on the designated drive. | $\bigcirc$ |
| The contents of the boot file are incorrect. | Check the boot setting. | Q CPU |
| There is no boot file at the drive designated by DIP switches although the BOOT DIP switch is set ON. | Check and correct the setting of the parameter enabled drive switch. Provide a parameter file on the designated drive. | QnA CPU |
| 1.) A memory card was removed without switching the memory card in/out switch OFF. <br> 2.)The card insert switch is turned ON altough a memory card is not actually installed. | Only remove the memory card after switching the memory card in/out switch OFF. <br> Turn the card insert switch OFF when no card is installed. |  |
| 1.) The memory card is not formatted. <br> 2.) Memory card format status is incorrect. | 1.) Format the memory card. <br> 2.) Reformat the memory card. |  |
| A memory card not intended for the Q/QnA CPU was inserted. | Check the memory card. |  |
| Automatic write to standard ROM was performed on a System A CPU that is incompatible with that function. (Automatic write from memory card to standard ROM is selected in the boot file and the parameter enable drive was set to the memory card.) | 1.) Execute automatic write to standard ROM only on a CPU which supports this function. <br> 2.) Write parameters and programs to standard ROM using the programming software. <br> 3.) Switch off the automatic writing in standard ROM and perform boot operation from the memory card. | Q CPU <br> Nersion B or later) |
| The file designated by the PC file settings in the parameters cannot be found. | Read the individual error information on the display of a programming terminal and ensure that the drive and file destination correspond to the numerical values there. <br> Create the designated file. | $\bigcirc$ |
| The Ethernet parameter that was added for QnA CPU, with the function version „B", has been set to QnA CPU without the function version „B". | Change to QnA CPU with the function version „B". Delete the Ethernet parameter. | QnA CPU |
| During boot operation or automatic write the program memory capacity of the standard ROM has been exceeded. | 1.) Check and correct the parameters (boot settings). <br> 2.) Delete unneccessary files in the program memory. <br> 3.) Choose „Clear program memory" in the parameter so that boot is started after the program memory is cleared. | Q CPU <br> Nersion B or later) |
| The file designated by the parameter PC RAS settings fault history area was not created. | Read the individual error information on the display of a programming terminal and ensure that the drive and file destination correspond to the numerical values there. <br> Check the remaining free memory on the memory card. | $\bigcirc$ |
| The file designated by the sequence program cannot be found. | Read the individual error information on the display of a programming terminal and ensure that the program corresponds to the numerical values there. <br> Create the specified file. |  |
| The sequence program cannot designate the file type (comment file, etc.). |  |  |
| The SFC program file is one that cannot be designated by the sequence program. | there. |  |
| TNo data was written to the file designated by the sequence program. | Read the individual error information on the display of a programming terminal and ensure that the program corresponds to the numerical values there. <br> Ensure that the designated file is not write protected. |  |

Table of Error Codes; QnA CPUs and System Q

Error codes 2500 to 3013


[^123]| Error description and cause | Remedy | Valid for: |
| :---: | :---: | :---: |
| There is a program file that uses a device that exceeds the device allocation range designated by the parameter device settings. | Read the individual error information on the display of a programming terminal and ensure that the parameter device settings and the program file device allocation correspond to the numerical values there (file name). | $\bigcirc$ |
| There are multiple program files although „none" is set in the parameter program settings. | Edit the parameter program settings to "yes". Delete unneeded programs. |  |
| The program file is not a QnA CPU program file. Alternatively, the file contents are not those of a sequence program. | Check whether the file format is *.QPG and whether the file contents are intended for a sequence program. |  |
| There are no program files at all. | Check the program configuration. |  |
| Two or more SFC normal programs or control programs are designated. | Check parameters and program configuration. |  |
| In a multi-CPU system, an intelligent function module under control of another CPU is specified in the interrupt pointer settings. | 1.) Specify the head $I / O$ number of an module which is not under control of another CPU. <br> 2.) Delete the interrupt pointer setting in the parameters. | Q CPU <br> Ner. B or later) |
| The parameter settings for timer time limit setting, the RUN-PAUSE contact, the common pointer number, the general data processing, number of vacant slots, or system interrupt settings exceed the relevant CPU range. | 1.) Read the detailed error information on the display of the programming terminal, check the parameter items corresponding to the numerical values (parameter numbers) there, and correct if necessary. <br> 2.) If the error is still generated, this hints to a memory error either in the internal CPU RAM or on the memory card. Please contact your nearest MITSUBISHI service. | Rem |
| Parameter settings were destroyed. |  |  |
| When „use the following files" is selected for the file registers on the PLC system setting screen under the parameter, the file specified does not exist, though the file register size has been set. |  | $\bigcirc$ |
| The automatic refresh range of the multi-CPU system exceeds the file register capacity. | Use a file register area for which automatic refresh is possible. | Q CPU Ner. B or later) |
| The number of devices set at the parameter device settings exceeds the relevant CPU range. | 1.) Read the detailed error information on the display of the programming terminal, check the parameter items corresponding to the numerical values (parameter numbers) there, and correct if necessary. <br> 2.) If the error is still generated, this hints to a memory error either in the internal CPU RAM or on the memory card. <br> Please contact your nearest MITSUBISHI service. | - |
| The parameter file is not applicable for the QnA CPU. Alternatively, the contents of the file are not parameters. | Check whether the file format is *.QPA and whether the file actually contains parameters. |  |
| In a multi-CPU system one module is allocated to more than one CPU. | A module can be controlled by one CPU only. Change the settings off all CPUs in the multi-CPU system. | Q CPU <br> Nersion B or later) |
| The set number of CPU modules differs from the actual number of CPU modules. | Match the settings with the actual system configuration. |  |
| The parameters for the multi-CPU system set in the individual CPU modules are different to the parameters in CPU 1. | Match the settings for the individual CPU modules with the settings in CPU 1. |  |
| Incorrect settings for automatic refresh in a multi-CPU system: <br> 1.) When a bit device is specified as a refresh device, a number other than a multiple of 16 or 0 is specified for the refresh-starting device. <br> 2.) The specified device is incorrect. <br> 3.) The number of send points is an odd number. | 1.) Specify a multiple of 16 or 0 as refresh starting device for bit operands. <br> 2.) Specify the correct device.. <br> 3.) Specify a even number of devices. |  |

Error codes 3100 to 3105


[^124]| Error description and cause | Remedy | Valid for: |
| :---: | :---: | :---: |
| The MELSECNET/H module with the parameter set head I/O number is controlled by another CPU of the multi-CPU system. | Delete the network parameter for that MELSECNET/H module, and specify the head I/O number of the correct module. |  |
| The network parameter of a normal station of the MELSECNET/H were written to the control station or vice versa. | Reset the CPU. | ) |
| 1.) The number of actually installed modules is different from that designated in the number of modules setting parameter of MELSECNET/H <br> 2.) The head $I / O$ number of actually installed modules is different from that designated in the network setting parameter of MELSECNET/H <br> 3.) Some of the data in the parameter cannot be handled. <br> 4.) The station type of MELSECNET/H has been changed, while the power is on. (A change from RESET to RUN is required to change the station type). | 1.) Write after correcting the network parameters. <br> 2.) If the error is still generated, please contact your nearest MITSUBISHI service. | Q CPU |
| The network parameter were not written although the QnA CPU is the control station or the master station respectively | 1.) Write after correcting the network parameters. <br> 2.) If the error is still generated, please contact your nearest MITSUBISHI service. | QnA CPU |
| 1.) The inter-PLC network parameter setting has been made for a MELSECNET/H module with station number 0 . <br> 2.) The remote master parameter setting has been made for a MELSECNET/H module with a station number other than 0 . | Change the type of station or the station number. | Q CPU Nersion B or later) |
| The network no. specified by a parameter is different from that of the actually mounted network. <br> The head I/O number specified by a parameter is different from that of the actually mounted 1/0 unit <br> The network class specified by a parameter is differrent from that of the actually mounted network. <br> The network refresh parameter of the MELSECNET/10(H) is out of the specified area. | Match the data specified by the parameters with those of the actually mounted network and units. | $\bigcirc$ |
| An error was discovered when the network parameter check was made at the network module. | 1.) Write after correcting the network parameters. <br> 2.) If the error is still generated, please contact your nearest MITSUBISHI service. | $\bigcirc$ |
| The ETHERNET module with the parameter set head I/O number is controlled by another CPU of the multi-CPU system. | Delete the network parameter for that ETHERNET module, and specify the head I/O number of the correct module. | Q CPU (Ver. <br> B or later) |
| Though the number of units for the Ethernet unit quantity set parameter is set at one or more, no module is installed. <br> The head I/O number for the Ethernet set parameters is differrent from that of the actually mounted $1 / 0$ unit. |  | Rem |
| AJ71QE71 does not exist in the position of I/O number set by the parameter. The $1 / 0$ number designation is overlapping. Numbers of the parameter and loaded AJ71QE71 are different. Ethernet (parameter + dedicated instruction) is set to more than 5 . | 1.) Write after correcting the network parameters. <br> 2.) If the error is still generated, please contact your nearest MITSUBISHI service. | QnA CPU |
| Ethernet and MELSECNET/10 use the same network number. Network number, station number and group number set by the parameter is out of range. The I/O number is out of range of the CPU used. |  | Rem |
| The CC-Link module with the parameter set head I/O number is controlled by another CPU of the multi-CPU system. | Delete the network parameter for that CC-Link module, and specify the head I/O number of the correct module. | Q CPU (Ver. <br> B or later) |
| Though the number of units for the CC-Link unit quantity set parameters is set at one or more, no module is installed. <br> The head I/O number for the common parameters is different from that of the actually mounted $1 / 0$ unit. <br> The station class for the CC-Link unit quantity set parameters is differrent from that of the actually mounted station. | 1.) Write after correcting the network parameters. <br> 2.) If the error is still generated, please contact your nearest MITSUBISHI service. | Rem |
| The contents of the parameter peculiar to Ethernet are incorrect. | Write after correcting the network parameters. | QnA CPU |

Table of Error Codes; QnA CPUs and System Q

Error codes 3106 to 4004


[^125]| Error description and cause | Remedy | Valid for: |
| :---: | :---: | :---: |
| The CC-Link refresh range exceeds the file register capacity. | Use a file register area for which refresh is possible. | Q CPU (Ver. B or later) |
| The network refresh parameter for CC-Link is out of range. | Check the parameter setting. | Q CPU/Rem |
| The contents of the CC-Link parameter are incorrect. | Check the parameter setting. | $\bigcirc$ |
| The parameter contents are incorrect. | Write after correcting the network parameters. | $\bigcirc$ |
| The contents of the SFC block attributes information are incorrect. |  |  |
| The number of step relays designated by the parameters is less than the number used by the program. |  |  |
| The execution type set for an SFC program in the parameters is not the scan execution type. |  |  |
| The head I/O number in the intelligent function module parameter set with GX Configurator differs from the actual $/ / 0$ number. | Check the parameter setting. | Q CPU/Rem |
| The refresh setting for the intelligent function module exceeds the file register capacity. | Use a file register area for which refresh is possible in the whole range. | Q CPU |
| The intelligent function module's refresh parameter setting is outside the available range. | Check the parameter setting. | or later) |
| The intelligent function module's refresh parameter setting is incorrect. |  | Rem |
| Automatic refresh settings or similar parameter setting was made for an intelligent function module under control by another CPU of the multi-CPU system. | Change the settings to a module which is under control of the CPU where the instruction is executed. | $\bigcirc$ |
| The head I/O number of the target module in the remote password file is set to other than $\mathrm{O}_{\mathrm{H}}$ or $\mathrm{OFFO}_{\mathrm{H}}$. | Change the head adress of the acessed module to $\mathrm{O}_{\mathrm{H}}$ or $\mathrm{OFFO}_{\mathrm{H}}$. | Q CPU <br> (Version B or later) |
| The slot specified as the head I/O number in the remote password file is incorrect due to one of the following reasons: <br> - The module is not installed. <br> - The module is incompatible with the System Q. <br> - The module is other than a QJ71C24(-R2) or an ETHERNET module of the System Q. <br> - A function version A module (QJ71C24(-R2) or an ETHERNET module of the System $Q$ ) is installed. | Install a QJ71C24(-R2), function version B or a System Q ETHERNET module with function version $B$ in the slot specified by the head $I / 0$ number. |  |
| A QJ71C24(-R2) with function version B or a System Q ETHERNET module (function version B) under control of another CPU is specified in a multi-CPU system. | Specify the correct module. Delete the remote password setting. |  |
| The program contains an instruction code that cannot be decoded. An unusable instruction is included in the program. | Read the common error information on the display of the programming terminal and check the error step corresponding to its numerical value (program error location). | $\bigcirc$ |
| The program contains a dedicated instruction for an SFC program although it is none. |  |  |
| The instruction name is incorrect. |  | Rem |
| The instruction designates an incorrect number of devices. |  |  |
| The instruction designates a device that cannot be used. |  | $\bigcirc$ |

Table of Error Codes; QnA CPUs and System Q

Error codes 4010 to 4213


[^126]| Error description and cause | Remedy | Valid for: |
| :---: | :---: | :---: |
| The program contains no END-(FEND-) instruction. | Read the common error information on the display of the programming terminal and check the files corresponding to the numerical values there (program error location). | $\bigcirc$ |
| The total number of internal file pointers used by the program exceeds the number of internal file pointers set by the parameters. |  |  |
| The common pointer numbers used by individual files overlap. |  |  |
| The allocation pointer numbers used by individual files overlap. |  |  |
| The instruction cannot process the contained data. |  |  |
| The designated device numbers for data processed by the instruction exceed the usable device range. <br> Alternatively, the stored data or constants for the devices designated by the instruction exceed the usable range. | Read the common error information on the display of the programming terminal and check the indicated program step. | $\bigcirc$ |
| In a multi-CPU system, the link direkt device (J[]IG[])was specified for a network module under control of another CPU. | Delete the link direct device which caused the error. Specify a module which is under control of the CPU where the instruction is executed. | Q CPU (Version B or later) |
| The network number or station number designated by a dedicated network instruction is incorrect. The link direct device is not set correctly. | Read the common error information on the display of the programming terminal and check the indicated program step. | Rem |
| The configuration of the dedicated PID instruction is incorrect. |  | - |
| More than 32 multi-CPU dedicated instructions were executed by one CPU. | Use the bit device which indicates the completion of an instruction as interlock to prevent one CPU from executing more than 32 multi-CPU dedicated instructions. | Q CPU (Version B or later) |
| The CC-Link instruction is executed more than 64 times. | Set the numbers of execution to the CC-Link instruction to 64 or less. | QnA CPU |
| The CC-Link parameter are not set when the CC-Link instruction is executed. | Execute the CC-Link instruction after setting the CC-Link parameter. |  |
| No NEXT instruction was executed following the execution of a FOR instruction. Alternatively, there are fewer NEXT instructions than FOR instructions | Read the common error information on the display of the programming terminal and check the indicated program step. | $\bigcirc$ |
| A NEXT instruction is executed without a prior FOR instruction. Alternatively, there are more NEXT instruction than FOR instructions. |  | $\bigcirc$ |
| More than 16 nesting levels are progarmmed. | Reduce the number of nesting levels to 16 max. |  |
| A BREAK instruction is executed without a prior FOR instruction. | Read the common error information on the display of the programming terminal and check the indicated program step. |  |
| The CALL instruction is executed but there is no subroutine at the specified pointer. | Read the common error information on the display of the programming terminal and check the indicated program step. | $\bigcirc$ |
| The executed subroutine contains no RET instruction. |  |  |
| The RET instruction is programmed prior to the FEND instruction. |  |  |
| More than 16 nesting levels are progarmmed. | Reduce the number of nesting levels to 16 max. |  |

Table of Error Codes; QnA CPUs and System Q

Error codes 4220 to 4611


[^127]| $\quad$ Error description and cause |  |
| :--- | :--- | :--- |
|  | Remedy |

Table of Error Codes; QnA CPUs and System Q

Error codes 4620 to 6222


[^128]| Error description and cause | Remedy | Valid for: |
| :---: | :---: | :---: |
| Startup was executed at a block in the SFC program that was already started up. | Read the common error information on the display of the programming terminal and check the indicated program step. | $\bigcirc$ |
| Startup was attempted at a block that does not exist in the SFC program. |  |  |
| Startup was executed at a block in the SFC program that was already started up. |  | $\bigcirc$ |
| Startup was attempted at a block that does not exist in the SFC program. |  |  |
| There were too many simultaneously active steps in blocks that can be designated by the SFC program. |  |  |
| There were too many simultaneously active steps in all blocks that can be designated. |  |  |
| The program scan time for initial execution type program exceeds the initial execution WDT time setting designated by the parameter PC RAS setting. | Read the individual error information on the display of the programming terminal and check the numerical value (time) there, and shorten scan time if necessary. | $\bigcirc$ |
| The program scan time exceeds the WDT setting value designated by the parameter PC RAS setting. |  |  |
| 1.) The scan time of the program exceeds the constant scan setting time specified in the PC RAS setting parameter. <br> 2.) The run time of a low-speed execution type program that is set in the parameter PC RAS setting exceeds the margin time of constant scan. | 1.) Check the constant scan setting time. <br> 2.) Check and change the constant scan time and the run time for the low-speed execution type program. | $\bigcirc$ |
| The low-speed scan type program scan time exceeds the low-speed execution WDT time setting designated in the parameter PC RAS settings. | Read the individual error information on the display of the programming terminal and check the numerical value (time) there, and shorten scan time if necessary. |  |
| The control system and the standby system in the redundant system do not have the same programs and parameters. | Synchronize the programs and parameters of the control system and the standby system. | Q4AR CPU |
| The operational statuses of the control systemand the standby system in the redundant system are not the same. | Run both the control system and the standby system with the same operational statuses. |  |
| During initialisation of the PLC a CPU module tracking memory error was detected. | The CPU module has a hardware fault. Please contact your nearest MITSUBISHI service. <br> To replace the module, replace the CPU of the standby system first, then the control system CPU. |  |
| The CPU module detected an error during the handshake for tracking. | Check the condition of the other stations. |  |
| The standby system of a redundant system is switched as the control system. | Check the condition of the control system. |  |
| The control system of a redundant system is switched as the standby system. |  |  |
| The standby system of a redundant system could not be switched from the control system to the standby system because of an error status or other reason. | Check the condition of the standby system. |  |
| Switching is disabled because of a bus switching module error. | The switching module has a hardware fault. Please contact your nearest MITSUBISHI service. |  |
| Switching is disabled because a multiplexed master station of a remote I/O network was installed in the standby station during initialisation. | Check the remote I/O network setting. |  |

Table of Error Codes; QnA CPUs and System Q

Error codes 7000 to 10000

| Error code $(S D 0){ }^{1}$ | Error message | Common information (SD5 to 15) ${ }^{1}$ | Individual information (SD13 to 20) ${ }^{\mathbf{1}}$ | LED Status |  | CPU Status | Diagnostic timing |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | RUN | ERROR |  |  |  |
| 7000 | MULT CPU DOWN | Unit/Module no. | - | OFF | Flashes | Stop | Always |  |
| 7002 |  |  |  |  |  |  | At power ON/At reset |  |
| 7003 |  |  |  |  |  |  | At power ON/At reset |  |
| 7010 | MULTI EXE. ERROR | Unit/Module no. | - | OFF | Flashes | Stop | At power ON/At reset |  |
| 7020 | MULTI CPU ERROR |  | - | ON | ON | Continue | Always |  |
| 9000 | $\mathrm{F}^{* * * *} 2$ | Program error location | Annunciator number | ON | OFF | Continue | When an instruction is executed |  |
|  |  |  |  | USER LED ON |  |  |  |  |
|  | <CHK>ERR ***_*** 3 | Program error location | Failure No. | ON | OFF | Continue | When an instruction is executed |  |
|  |  |  |  | USER LED ON |  |  |  |  |
| 9020 | BOOT OK | - | - | OFF | Flashes | Stop | At power ON/At reset |  |
| 10000 | CONT.UNIT ERROR | - | - | - | - | - | - |  |

[^129]

### 13.3 Table of error codes; A series (except AnA and AnAS)

The following table contains an overview of all possible errors and the corresponding error messages, possible causes, and remedial advice. The error codes are written into the special register D9008 and the corresponding step number in which the error occurred is written into the special registers D9010 and D9011. This table only includes the error messages of the $\mathrm{AnN}, \mathrm{AnU}, \mathrm{AnS}, \mathrm{A} 3 \mathrm{M}$, and A2C CPUs.

| Error message | Error code in D9008 | CPU Status | Error description and cause | Remedy |
| :---: | :---: | :---: | :---: | :---: |
| INSTRCT. CODE ERR <br> (Checked at program execution) | 10 | Stop | Instruction code that cannot be decoded by CPU is included in program. <br> An EPROM chip with faulty program was inserted. The memory contents have been changed. <br> A PR or IRET instruction was programmed. | Read the error step by use of a programming terminal and correct the program at that step. Correct the EPROM program or replace EPROM chip. |
| PARAMETER ERROR <br> (Checked at Power ON/Reset, Stop $\rightarrow$ RUN, and PAUSE $\rightarrow$ RUN) | 11 | Stop | Capacity larger than the memory capacity of CPU was set and then data were written to the CPU. Contents of parameters of CPU memory changed due to noise or improper loading of memory. RAM not loaded (into A1 or A1N CPUs). | Check and correct parameters, and write them to the CPU by use of a programming terminal. Check whether the RAM chip is installed properly to its socket. |
| MISSING END INS. <br> (Checked after setting M9056 or M9057 or at Stop $\rightarrow$ RUN, and PAUSE $\rightarrow$ RUN ) | 12 | Stop | There is no END (FEND) instruction in the program. There is no END instruction in a subprogram set by parameters. | Add END instruction at program end. |
| CAN'T EXECUTE (P) <br> (Checked at execution of one of the following instructions: <br> CJ, SCJ, JMP, CALLP, FOR/NEXT and at Stop $\rightarrow$ RUN, <br> and PAUSE $\rightarrow$ RUN | 13 | Stop | There is no jump destination or multiple destinations specified by the CJ, SCJ, CALL, CALLP or JMP instruction. <br> There is a CHG instruction but no subprogram. <br> There is a RET instruction without a CALL instruction in the program. <br> The CJ, SCJ, CALL, CALLP or JMP instruction with its jump destination beyond the END instruction. <br> The number of FOR and the number of NEXT instructions do not equal. <br> A JMP is given within a FOR to NEXT loop causing the processing to exit the loop. <br> Processing exited subroutine by JMP instruction before execution of the RET instruction. Processing jumped into a step in a FOR to NEXT loop or into a subroutine by the JMP instruction. The STOP instruction is given in an interrupt program, a subroutine program or in a FOR to NEXT loop. | Read the error step by use of a programming terminal and correct the program at that step. |

Table of error codes; A series (except AnA and AnAS)

## Error codes 14 to 21

| Error message | Error D9008 | CPU Status | Error description and cause | Remedy |
| :---: | :---: | :---: | :---: | :---: |
| CHK FORMAT ERR <br> (Checked at Power ON/Reset, Stop $\rightarrow$ RUN, and PAUSE $\rightarrow$ RUN) | 14 | Stop | Instructions (NOP incl.) except LDX, LDIX, ANDX, and ANIX are included in the CHK instruction circuit block. <br> Multiple CHK instructions are given. <br> The number of contact points in the CHK instruction circuit block exceeds 150. <br> The number of an input instruction X in the CHK instruction circuit block exceeds the maximum value. <br> Prior to the CHK instruction circuit block there is no CJP instruction with input condition. <br> The device number of D1 of the CHK D1 D2 instruction is different from that of the contact point before the CJP instruction. <br> Pointer P254 is not given to the head of the CHK instruction circuit block. | Check the program in the CHK instruction circuit block. Correct the problem using a programming terminal (eg. add a jump instruction) and perform operation again. |
| CAN'T EXECUTE (I) <br> (Checked at execution of interrupt) | 15 | Stop | Although the interrupt module is used there is no number of interrupt pointer I which corresponds to that module in the program or there are multiple numbers. <br> There is no IRET instruction in the program. <br> The IRET instruction is programmed in another program part than the interrupt program. | Check for the presence of the interrupt program which corresponds to the interrupt unit and reduce the same numbers of $I$. <br> Check if there is an IRET instruction in the interrupt program and enter the IRET instruction. Check whether there is an IRET instruction in another program than the interrupt program and delete the IRET instruction. |
| CASSETTE ERROR <br> (Checked at Power ON/Reset) Memory cassette cannot be accessed | 16 | Stop | The memory cassette is not loaded. | Turn off the power, insert the memory cassette and turn the power on again. |
| ROM-ERROR <br> (Checked at Power ON/Reset) | 17 | Stop | Parameters and sequence program are not stored correctly in the inserted EPROM. The EPROM is defective. | Rewrite the program and parameters to the EPROM. <br> Replace the defective EPROM. |
| MEMORY PROTECT ERROR <br> (Checked at Power ON/Reset) | 18 | Stop | The EPROM was write protected when the CPU attempted to access the program stored in the EPROM (DIP switch in ON position). | Set the write protection switch OFF. |
| RAM ERROR <br> (Checked at Power ON/Reset and after setting M9084 during Stop) | 20 | Stop | The CPU has checked if write and read operations can be performed properly to the data memory area of CPU, and as a result, either or both has not been performed. | Since this is a CPU hardware error, consult Mitsubishi representative. |
| OPE. CIRCUIT ERR (Checked at Power ON/Reset) | 21 | Stop | The operation circuit, which performs the sequence processing in the CPU, does not operate properly. | Since this is a CPU hardware error, consult Mitsubishi representative. |

Table of error codes; A series (except AnA and AnAS)

Error codes 22 to 41

| Error message | Error <br> code in <br> D9008 | CPU <br> Status | Error description and cause | Remedy |
| :---: | :---: | :---: | :--- | :--- |

Table of error codes; A series (except AnA and AnAS)

Error codes 42 to 70

| Error message |  | CPU Status | Error description and cause | Remedy |
| :---: | :---: | :---: | :---: | :---: |
| LINK UNIT ERROR | 42 | Stop | AJ71(A)R22 or AJ71(A)P22 is loaded in the master station. | Remove the AJ71(A)R22 or AJ71(A)P22 from the master station. |
| I/O INT. ERROR | 43 | Stop | Although the interrupt module is not loaded, interruption has occurred. | This is a specific module hardware error, consult Mitsubishi representative. |
| SP.UNIT LAY ERROR | 44 | Stop | 1. Three or more computer link modules are loaded with respect to one CPU module. <br> 2. Two or more modules of AJ71(A)P22, AJ71(A)R22, AJ71AP21 or AJ71AR21 are loaded. <br> 3. Two or more interrupt modules are loaded. <br> 4. A special function module is assigned in place of an I/O module, or vice versa, at I/O assignment of parameters on peripheral devices. | 1. Reduce the computer link modules to two or less. <br> 2. Reduce the AJ71(A)P22, AJ71(A)R22, AJ71AP21 or AJ71AR21 to one or less. <br> 3. Reduce the interrupt module to one. <br> 4. Reset the $/ / 0$ assignment of parameter setting by use of peripheral devices according to the actually loaded special function module. |
| SP. UNIT ERROR <br> (Checked during execution of a FROM / TO instruction) | 46 | Stop | Access (execution of $\operatorname{FROM}$ to $T O$ instruction) has been made to a location where there is no special function module. | Read the error step by use of peripheral equipment, and check and correct the FROM or TO instruction at that step. |
| LINK PARA. ERROR | 47 | Continue | 1. If a data link CPU is used to set a master station (station number „00"): <br> The link parameters written by the link CPU do not correspond to the link parameters read by the master station. <br> Or else, link parameters are not written. <br> 2. The setting of the total number of slave stations is 0 . | 1. Write parameters again and check. <br> 2. Check setting of station numbers. <br> 3. When the error is displayed again, it is a hardware error. Therefore, consult your Mitsubishi representative. |
| OPERATION ERROR <br> (Checked during execution of an instruction) | 50 | Continue | 1. The result of $B C D$ conversion has exceeded the specified range (9999 or 99999999). <br> 2. Operation impossible because specified device range has been exceeded. <br> 3. File registers used in program without capacity setting. <br> 4. Operation error occurred during execution of the RTOP, RFRP, LWTP or LRDP instruction. | Read the error step using peripheral devices and check the program at the error step, and correct it. |
| MAIN CPU DOWN (2) <br> (Error on interrupt) | 60 | Stop | 1. INT instruction processed in microcomputer program area. <br> 2. CPU malfunction due to noise. <br> 3. Hardware fault. | 1. Remove INT. <br> 2. Eliminate noise. <br> 3. Consult Mitsubishi representative. |
| BATTERY ERROR <br> (Checked continuously) | 70 | RUN | 1. Battery voltage low. <br> 2. Battery not connected. | 1. Replace battery. <br> 2. Connect battery if RAM memory or power failure compensation function is used. |

### 13.4 Table of error codes; AnA and AnAS CPUs

The following table contains an overview of all possible errors and the corresponding error messages, possible causes, and remedial advice. The error codes are written into the special register D9008, the detailed error code is written into the special register D9091, and the corresponding step number in which the error occurred is written into the special registers D9010 and D9011. This table only includes the error messages of the AnA and AnAS CPUs.

| Error message | Error code in D9008 | Detailed error code in D9091 | Error description and cause | Remedy |
| :---: | :---: | :---: | :---: | :---: |
| INSTRCT CODE ERR <br> (Checked at Stop $\rightarrow$ RUN or execution of instruction) | 10 | 101 | Instruction codes which the CPU cannot decode are included in the program. | 1. Read the error step using a peripheral device and correct the program of the step. <br> 2. Check the ROM if it contains instruction codes which cannot be decoded. If it does, replace it with a correct ROM. |
|  |  | 102 | Index qualification is specified for a 32 -bit constant. | Read the error step using a peripheral device and correct the program of the step. |
|  |  | 103 | Device specified by an extended application instruction is not correct. |  |
|  |  | 104 | An extended application instruction has incorrect program structure. |  |
|  |  | 105 | An extended application instruction has incorrect command name. |  |
|  |  | 106 | Index qualification using $Z$ or $V$ is included in the program between LEDA/B IX and LEDA/B IXEND. |  |
|  |  | 107 | 1. Index qualification is specified for the device numbers and set values in the OUT instruction of timers and counters. <br> 2. Index qualification is specified at the label number of the pointer ( P ) provided to the head of destination of the CJ, SCJ, CALL, CALLP, JMP, LEDA/B FCALL and LEDA/B BREAK instructions or at the label number of the interrupt poiter (I) provided to the head of an interrupt program. |  |
|  |  | 108 | Errors other than 101 to 107 mentioned above. |  |

Table of error codes; AnA and AnAS CPUs

## Error codes 11 to 13

| Error message | Error code in D9008 | Detailed error code in D9091 | Error description and cause | Remedy |
| :---: | :---: | :---: | :---: | :---: |
| PARAMETER ERROR <br> (Checked at Power ON/Reset, Stop $\rightarrow$ RUN, and PAUSE $\rightarrow$ RUN) | 11 | 111 | Capacity settings of the main and sub programs, microcomputer program, file register comments, status latch, sampling trace and extension file registers are not within the usable range of the CPU. | Read parameters in the CPU memory, check the contents, make necessary corrections and write them again to the memory. |
|  |  | 112 | Total of the set capacity of the main and sub programs, file register comments, status latch, sampling trace and extension file registers exceeds capacity of the memory cassette. |  |
|  |  | 113 | Latch range set by parameters or setting of $M, L$ or $S$ is incorrect. |  |
|  |  | 114 | Sum check error |  |
|  |  | 115 | Either of settings of the remote RUN/PAUSE contact point by parameters, operation mode at occurrence of error, annunciator indication mode, or STOP $\rightarrow$ RUN indication mode is incorrect. |  |
|  |  | 116 | The MNET-MINI automatic refresh setting by parameters is incorrect. |  |
|  |  | 117 | Timer setting by parameters is incorrect. |  |
|  |  | 118 | Counter setting by parameters is incorrect. |  |
| MISSING END INS. <br> (Checked at Stop $\rightarrow$ RUN) | 12 | 121 | The END (FEND) instruction is not given in the main program. | Write the END instruction at the end of the main program. |
|  |  | 122 | The END (FEND) instruction is not given in the sub program if the sub program is set by parameters. | Write the END instruction at the end of the sub program. |
| CAN'T EXECUTE (P) <br> (Checked at execution of instruction) | 13 | 131 | The same device number is used at two or more steps for the pointers $(P)$ and interrupt pointers (I) used as labels to be specified at the head of jump destination. | Eliminate the same pointer numbers provided at the head of jump destination. |
|  |  | 132 | Label of the pointer (P) specified in the CJ, SCJ, CALL, CALLP, JMP, LEDA/B FCALL oder LEDA/B BREAK instruction is not provided before the END instruction. | Read the error step using a peripheral device, check contents and insert a jump destination pointer (P). |

Table of error codes; AnA and AnAS CPUs

Error codes 13 to 14

| Error message | Error code in D9008 | Detailed error code in D9091 | Error description and cause | Remedy |
| :---: | :---: | :---: | :---: | :---: |
| CAN'T EXECUTE (P) <br> (Checked at execution of instruction) | 13 | 133 | 1. The RET instruction was included in the program and executed though the CALL instruction was not given. <br> 2. The NEXT and LEDA/B BREAK instructions were included in the program and executed though the FOR instruction was not given. <br> 3. Nesting level of the CALL, CALLP and FOR instructions is 6 levels or deeper, and the 6 th level was executed. <br> 4. There is no RET or NEXT instruction at execution of the CALL or FOR instruction. | 1. Read the error step using a peripheral device, check contents and correct program of the step. <br> 2. Reduce the number of nesting levels of the CALL, CALLP and FOR instructions to 5 or less. |
|  |  | 134 | The CHG instruction was included in the program and executed though no sub program was provided. | Read the error step using a peripheral device and delete the CHG instruction circuit block. |
|  |  | 135 | 1. LEDA/B IX and LEDA IXEND instructions are not paired. <br> 2. There are 33 or more sets of LEDA/BIX and LEDA IXEND instructions. | 1. Read the error step using a peripheral device, check contents and correct program of the step. <br> 2. Reduce the number of sets of LEDA/B IX and LEDA IXEND instructions to 32 or less. |
| CHK FORMAT ERR <br> (Checked at Stop $\rightarrow$ RUN, and PAUSE $\rightarrow$ RUN $)$ | 14 | 141 | Instructions (including NOP) other than LDX, LDIX, ANDX and ANIX are included in theCHK instruction circuit block. | Check the program of the CHK instruction and correct it referring to contents of detailed error codes. |
|  |  | 142 | Multiple CHK instructions are given. |  |
|  |  | 143 | The number of contact points in the CHK instruction circuit block exceeds 150. |  |
|  |  | 144 | The LEDA/CHK instructions are not paired with the LEDA/CHKEND instructions, or 2 or more pairs of them are given. |  |
|  |  | 145 | There is no CJ instruction with input condition programmed prior to the CHK instruction block. |  |
|  |  | 146 | Device number of D1 in the CHK D1 D2 instruction is different from that of the contact point before the CJ instruction. |  |
|  |  | 147 | Index qualification is used in the check pattern circuit. |  |
|  |  | 148 | 1. Multiple check pattern circuits of the LEDA/CHK <br> - LEDA/CHKEND instructions are given. <br> 2. There are 7 or more check condition circuits in the LEDA/CHK - LEDA/CHKEND instructions. <br> 3. The check condition circuits in the LEDA/CHK LEDA/CHKEND instructions are written without using $X$ and $Y$ contact instructions or compare instructions. <br> 4. The check pattern circuits of the LEDA/CHK LEDA/CHKEND instructions are written with 257 or more steps. |  |

Table of error codes; AnA and AnAS CPUs

Error codes 15 to 24

| Error message | Error code in D9008 | Detailed error code in D9091 | Error description and cause | Remedy |
| :---: | :---: | :---: | :---: | :---: |
| CAN'T EXECUTE (1) <br> (Checked at execution of interrupt) | 15 | 151 | The IRET instruction was given outside of the interrupt program and was executed. | Read the error step using a peripheral device and delete the IRET instruction. |
|  |  | 152 | There is no IRET instruction in the interrupt program. | Check the interrupt program if the IRET instruction is given in it. <br> Write the IRET instruction if it is not given. |
|  |  | 153 | Though an interrupt module is used, no interrupt pointer (I) which corresponds to the module is given in the program. Upon occurrence of error, the problem pointer (l) number is stored at D9011. | Monitor special register D9011 using a peripheral device, and check if the interrupt program that corresponds to the stored data is provided or if two or more interrupt pointers (I) of the same number are given. Make necessary corrections. |
| CASSETTE ERROR | 16 |  | Memory cassette is not loaded. | Turn off the PC power and load the memory cassette. |
| RAM ERROR <br> (Checked at Power ON) | 20 | 201 | The sequence program storage RAM in the CPU module caused an error. | Since this is a CPU hardware error, consult your Mitsubishi representative. |
|  |  | 202 | The work area RAM in the CPU module caused an error. |  |
|  |  | 203 | The device memory in the CPU module caused an error. |  |
|  |  | 204 | The address RAM in the CPU module caused an error. |  |
| OPE. CIRCUIT ERR (Checked at Power ON/Reset) | 21 | 211 | The operation circuit for index qualification in the CPU does not work correctly. | Since this is a CPU hardware error, consult your Mitsubishi representative. |
|  |  | 212 | Hardware (logic) in the CPU does not operate correctly. |  |
|  |  | 213 | The operation circuit for sequential processing in the CPU does not operate correctly. |  |
| WDT ERROR <br> (Checked during execution of an END instruction) | 22 | - | Scan time is longer than the WDT time. <br> 1. Scan time of the user s program has been extended due to certain conditions. <br> 2. Scan time has been extended due to momentary power failure occurred during scanning. | 1. Check the scan time of the user program and shorten it using the CJ instructions. <br> 2. Monitor contents of special register D9005 using a peripheral device. If the contents are other than 0, power supply voltage may not be stable. Check power supply and reduce variation in voltage. |
| END NOT EXECUTE <br> (Checked during execution of an END instruction) | 24 | 241 | Whole program of specified program capacity was executed without executing the END instructions. <br> 1. When the END instruction was to be executed, the instruction was read as other instruction code due to noise. <br> 2. The END instruction changed to other instruction code due to unknown cause. | 1. Reset and run the CPU again. If the same error recurs. <br> Since this is a CPU hardware error, consult your Mitsubishi representative. |

Table of error codes; AnA and AnAS CPUs

Error codes 26 to 43

| Error message | Error <br> code in <br> D9008 | Detailed <br> error in <br> code in <br> D9091 | Error description and cause <br> MAIN CPU DOWN (1) <br> (Checked continuously) | 26 |
| :---: | :---: | :---: | :--- | :--- |

Table of error codes; AnA and AnAS CPUs

TError codes 44 to 70

| Error message | Error code in D9008 | Detailed error code in D9091 | Error description and cause | Remedy |
| :---: | :---: | :---: | :---: | :---: |
| SP.UNIT LAY ERROR | 44 | 441 | A special function module is assigned as an I/O module, or vice versa, in the I/O assignment using parameters from the peripheral device. | Execute I/O assignment again using parameters from the peripheral device according to the loading status of special function modules. |
|  |  | 442 | There are 9 or more special function modules (except Al61(S1)) which can execute interruption to the CPU module loaded. | Reduce the special function modules (except Al61(S1)) which can execute interrupt start to 8 or less. |
|  |  | 443 | There are 2 or more AJ71AP21, AJ71AR21, AJ71P22 or AJ71R22 modules loaded. | Reduce the AJ71AP21, AJ71AR21, AJ71P22 or AJ71R22 modules to 1 or less. |
|  |  | 444 | There are 7 or more modules such as a computer link module loaded to one CPU module. | Reduce the computer link modules to 6 or less. |
|  |  | 445 | There are 2 or more Al61(S1) modules loaded. | Reduce the Al61 module to 1. |
|  |  | 446 | Modules assigned by parameters for MNT/MINI automatic refresh from the peripheral device do not conform with the types of station modules actually linked. | Perform again module assignment for MNT/MINI automatic refresh with parameters according to actually linked station modules. |
|  |  | 447 | The number of modules of $/ / 0$ assignment registration (number of loaded modules) per one CPU module for the special function modules which can use dedicated instructions is larger than the specified limit. (Total of the number of computers shown below is larger than 1344.) $\begin{array}{r} (\text { AD59 X 5) } \\ \text { (AD57(S1)/AD58 X }) \\ \text { (AJ71C24(S3/S6/S8) X 10) } \\ \text { (AJ71UC24 X 10) } \\ \text { AJ71C21(S1) } \times 29) \\ +(\text { AJ71PT32(S3) X 125) } \end{array}$ | Reduce the number of loaded special function modules. |
|  |  |  | Total > 1344 |  |
| SP. UNIT ERROR <br> (Checked during execution of a FROM / TO instruction) | 46 | 461 | Module specified by the FROM/TO instruction is not a special function module. | Read the error step using a peripheral device and check and correct contents of the FROM/TO instruction of the step. |
|  |  | 462 | Module specified by the dedicated instruction for special function module is not a special function module or not the correct special function module. | Read the error step using a peripheral device and check and correct contents of the dedicated instruction for special function modules of the step. |
| LINK PARA. ERROR | 47 | - | 1. If a data link CPU is used to set a master station (station number „0"): <br> The link parameters written by the link CPU do not correspond to the link parameters read by the master station. <br> Or else, link parameters are not written. <br> 2. The setting of the total number of local stations is 0 . | 1. Write in parameters again and check. <br> 2. Check setting of station numbers. <br> 3. If the same error indication is given again, it is a hardware failure. Consult Mitsubishi representative. |
| BATTERY ERROR <br> (Checked continuously) | 70 | - | 1. Battery voltage has lowered below specified level. <br> 2. Battery lead connector is not connected. | 1. Replace battery. <br> 2. If a RAM memory or power failure compensation function is used, connect the lead connector. |

Error codes 50 to 60

| Error message | Error code in D9008 | Detailed error code in D9091 | Error description and cause | Remedy |
| :---: | :---: | :---: | :---: | :---: |
| OPERATION ERROR <br> (Checked at execution of instruction) | 50 | 501 | 1. When file registers $(\mathrm{R})$ are used, operation is executed outside of specified ranges of device numbers and block numbers of file registers (R). <br> 2. File registers are used in the program without setting capacity of file registers. | Read the error step using a peripheral device and check and correct program of the step. |
|  |  | 502 | Combination of the devices specified by instruction is incorrect. |  |
|  |  | 503 | Stored data or constant of specified device is not in the usable range. |  |
|  |  | 504 | Set number of data to be handled is out of the usable range. |  |
|  |  | 505 | 1. Station number specified by the LEDA/B LRDP, LCDA/B LWTP, LRDP, LWTP instructions is not a local station. <br> 2. Head I/O number specified by the LEDA/B RFRP, LEDA/B RTOP, RFRP, RTOP instructions is not of a remote station. |  |
|  |  | 506 | Head I/O number specified by the LEDA/B RFRP, LEDA/B RTOP, RFRP, RTOP instructions is not of a special function module. |  |
|  |  | 507 | 1. When the AD57(S1) or AD58 was executing instructions in divided processing mode, other instructions were executed to either of them. <br> 2. When an $\mathrm{AD57}(\mathrm{~S} 1)$ or $\mathrm{AD58}$ was executing instructions in divided processing mode, other instructions were executed in divided mode to another AD57(S1) or AD58. | Read the error step using a peripheral device and provide interlock with special relay M9066 or modify program structure so that, when the AD57(S1) or AD58 is executing instructions in divided processing mode, other instructions may not be executed to either of them or to another AD57(S1) or AD58 in divided mode. |
|  |  | 509 | 1. An instruction which cannot be executed by remote terminal modules connected to the MNET/ MINI-S3 was executed to the modules. <br> 2. When the PRC instruction was executed to a remote terminal, the communication request registration areas overflowed. <br> 3. The PIDCONT instruction was executed without executing the PIDINIT instruction. <br> The PID57 instruction was executed without executing the PIDINIT or PIDCONT instruction. | 1. Read the error step using a peripheral device and correct the program, meeting loaded conditions of remote terminal modules. <br> 2. Provide interlock using M9081 (communication request registration areas BUSY signal) or D9081 (number of vacant areas in the communication request registration areas) when the PRC instruction is executed to a remote terminal. <br> 3. Execute the PIDCONT instruction after execution of the PIDINIT instruction. <br> Execute the PID57 instruction after execution of the PIDINIT and PIDCONT instructions. |
| MAIN CPU DOWN (2) <br> (Error during interrupt) | 60 | - | 1. The CPU malfunctioned due to noise. <br> 2. Hardware failure. | 1. Take proper countermeasures for noise. <br> 2. Hardware failure. |

## A Appendix A

## A. 1 Definition of the Processing Times

The operation processing time is the total of the following:

- Total of each instruction processing time.
- The END processing time. This time consists of the time to execute the END instruction, the MELSECNET related refresh time, the processing time for the communication with peripheral devices, and the time for serial communication.
- The I/O refresh time can be calculated with the following formula:

I/O refresh time $=\frac{\text { Number of input points }}{-\cdots \text { N }} 16$ Number of output points

The following table indicates the two times N1 and N2 for System Q and QnA CPUs:

| Type of CPU | N1 ( $\mu \mathrm{s}$ ) |  |  | N2 ( $\mu \mathrm{s}$ ) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | System Q <br> Main Base | System Q Extension Base | QnA <br> Extension Base | System Q Main Base | System Q Extension Base | QnA <br> Extension Base |
| Q00JCPU | 2,5 | 3,3 | - | 1,3 | 2,3 | - |
| Q00CPU | 2,4 | 3,2 | - |  | 2,3 | - |
| Q01CPU | 2,3 | 3,1 | - |  | 2,3 | - |
| Q02CPU) | 2,2 | 2,9 | 4,3 |  | 2,1 | 3,5 |
| $\begin{aligned} & \hline \text { Q02HCPU } \\ & \text { Q06HCPU } \\ & \text { Q12HCPU } \\ & \text { Q12PHCPU } \\ & \text { Q25HCPU } \\ & \text { Q25PHCPU } \end{aligned}$ | 1,7 | 2,4 | 3,7 |  | 2,1 | 3,5 |
| $\begin{aligned} & \text { Q2ASCPU (S1) } \\ & \text { Q2ACPU } \end{aligned}$ | 5,2 |  |  | 5,0 |  |  |
| Q3ACPU | 4,8 |  |  | 4,65 |  |  |
| Q2ASHCPU (S1) <br> Q4ACPU <br> Q4ARCPU | 4,34 |  |  | 4,26 |  |  |

## A. 2 Processing times

The table on the following pages contains the processing times of all instructions. The according processing times depend on the values of source and destination data. The time values serves as calculation aid for the total processing time of a program.
The processing time for the instruction does not include the time for index qualification.
When the instruction is not executed the processing time is calculated as follows:

| Type of CPU | Procesing time when the instruction is not executed $(\mu \mathrm{s})$ |
| :--- | :---: |
| Q00JCPU | $0.20 \times$ (Number of steps for each instruction +1$)$ |
| Q00CPU | $0.16 \times$ (Number of steps for each instruction +1$)$ |
| Q01CPU | $0.10 \times$ (Number of steps for each instruction +1$)$ |
| Q02CPU) | $0.079 \times$ (Number of steps for each instruction +1$)$ |
| Q02HCPU <br> Q06HCPU <br> Q12HCPU <br> Q12PHCPU <br> Q25HCPU <br> Q25PHCPU | $0.034 \times$ (Number of steps for each instruction +1$)$ |
| Q2ASCPU (S1) <br> Q2ACPU | $0.20 \times$ (Number of steps for each instruction +1$)$ |
| Q3ACPU | $0.15 \times$ (Number of steps for each instruction +1$)$ |
| Q2ASHCPU (S1) <br> Q4ACPU <br> Q4ARCPU | $0.075 \times$ (Number of steps for each instruction +1 ) |

## A.2.1 Table of Processing Times (QnA series and System Q)



| Instruction | Processing (Device) |  |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | QnA series CPU modules |  |  |  | System QCPU modules |  |  |  |  |
|  |  |  |  | $\begin{aligned} & \text { Q2A } \\ & \text { Q2AS } \end{aligned}$ | Q3A | $\begin{aligned} & \text { Q4A } \\ & \text { QnASH } \end{aligned}$ | Q4AR | Q00J | Q00 | Q01 | Q2 | QnH |
| RST | All |  | cuted | 0.40 | 0.30 | 0.15 | 0.15 | 0.20 | 0.16 | 0.10 | 0.158 | 0.068 |
|  | devices exeptthe | executed | not changed |  |  |  |  |  |  |  |  |  |
|  | ones listed below |  | changed |  |  |  |  |  |  |  |  |  |
|  | D0.0 |  | cuted | 0.40 | 0.30 | 0.15 | 0.15 | 0.40 | 0.32 | 0.20 | 0.158 | 0.068 |
|  |  | executed | not changed |  |  |  |  |  |  |  |  |  |
|  |  |  | changed |  |  |  |  |  |  |  |  |  |
|  | SM | not executed |  | 0.40 | 0.30 | 0.15 | 0.15 | 0.20 | 0.16 | 0.10 | 0.158 | 0.068 |
|  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | F |  | cuted | 1.2 | 0.90 | 0.45 | 0.45 | 0.48 | 0.44 | 0.25 | 0.47 | 0.20 |
|  |  | executed | displayed | 148 | 112 | 56 | 56 | 75 | 69 | 65 | 90 | 38 |
|  |  |  | display completed | 1.2 | 0.90 | 0.45 | 0.45 | 43 | 35 | 33 | 0.47 | 0.20 |
|  | T, C |  | cuted | 1.4 | 1.1 | 0.6 | 0.6 | 0.80 | 0.64 | 0.40 | 0.63 | 0.27 |
|  |  |  |  |  |  |  |  | 1.0 | 0.80 | 0.50 |  |  |
|  | D |  | cuted | 0.60 | 0.45 | 0.23 | 0.23 | 0.40 | 0.32 | 0.20 | 0.24 | 0.10 |
|  |  |  |  |  |  |  |  | 0.60 | 0.48 | 0.30 |  |  |
|  | Z |  | cuted | 1.2 | 0.90 | 0.45 | 0.45 | 0.50 | 0.40 | 0.25 | 0.47 | 0.20 |
|  |  |  |  | 10.8 | 8.1 | 4.1 | 4.1 | 9.4 | 7.9 | 7.4 | 4.3 | 1.9 |
|  | R |  | cuted | 1.0 | 0.75 | 0.38 | 0.38 | - | 0.32 | 0.20 | 0.40 | 0.17 |
|  |  |  |  |  |  |  |  | - | 0.48 | 0.30 |  |  |
| PLS |  |  |  | 2.6 | 2.0 | 0.98 | 0.98 | 12 | 9.5 | 9.2 | 1.0 | 0.44 |
| PLF |  |  |  | 2.6 | 2.0 | 0.98 | 0.98 | 11 | 9.5 | 8.9 | 1.0 | 0.44 |
| FF | Y |  | cuted | 1.2 | 0.90 | 0.45 | 0.45 | 0.68 | 0.40 | 0.25 | 0.47 | 0.20 |
|  |  |  |  |  |  |  |  | 7.5 | 6.2 | 5.7 |  |  |
| DELTA | DYO |  | cuted | 1.2 | 0.90 | 0.45 | 0.45 | 0.50 | 0.40 | 0.25 | 0.47 | 0.20 |
|  |  |  |  | 16.8 | 14.1 | 11.1 | 11.1 | 26 | 21 | 21 | 5.9 | 2.6 |
| DELTAP | DYO |  | cuted | 1.2 | 0.90 | 0.45 | 0.45 | 0.48 | 0.40 | 0.25 | 0.47 | 0.20 |
|  |  |  |  | 16.8 | 14.1 | 11.1 | 11.1 | 58 | 45 | 43 | 5.9 | 2.6 |
| $\begin{aligned} & \text { SFT } \\ & \text { SFTP } \end{aligned}$ | not executed |  |  | 1.2 | 0.90 | 0.45 | 0.45 | 0.50 | 0.34 | 0.25 | 0.47 | 0.20 |
|  | executed |  |  | 4.2 | 3.2 | 1.6 | 1.6 | 12 | 8.7 | 8.3 | 1.66 | 0.71 |
| MC |  |  |  | 0.60 | 0.45 | 0.23 | 0.23 | 0.40 | 0.32 | 0.20 | 0.24 | 0.10 |
|  | D0.0 |  |  |  |  |  |  | 3.3 | 2.9 | 2.8 |  |  |
| MCR |  |  |  | 0.20 | 0.15 | 0.075 | 0.075 | 0.20 | 0.16 | 0.10 | 0.079 | 0.034 |
| $\begin{gathered} \text { FEND } \\ \text { END } \end{gathered}$ | error check executed |  |  | 1643 | 1236 | 618 | 618 | 660 | 530 | 480 | 348 | 150 |
|  | without error check: <br> -Battery check <br> -Blown fuse check <br> -Verification of I/O module |  |  | 1106 | 832 | 416 | 416 | 660 | 530 | 480 | 359 | 150 |
| NOP |  |  |  | 0.2 | 0.15 | 0.075 | 0.075 | 0.20 | 0.16 | 0.10 | 0.079 | 0.034 |
| $\begin{aligned} & \text { NOPLF } \\ & \text { PAGE } \end{aligned}$ |  |  |  | 0.2 | 0.15 | 0.075 | 0.075 | 0.20 | 0.16 | 0.10 | 0.79 | 0.034 |
| LD= | continuity |  |  | 3.8 | 2.9 | 1.5 | 1.5 | 0.80 | 0.64 | 0.40 | 0.24 | 0.10 |
|  | no continuity |  |  | 3.6 | 2.7 | 1.4 | 1.4 |  |  |  |  |  |
| AND= | executed |  |  | 1.4 | 1.1 | 0.55 | 0.55 | 0.70 | 0.56 | 0.35 | 0.24 | 0.10 |
|  |  |  | continuity | 2.8 | 2.1 | 1.1 | 1.1 | 0.80 | 0.64 | 0.40 |  |  |
|  |  |  | no continuity | 3.2 | 2.4 | 1.2 | 1.2 |  |  |  |  |  |
| OR= | not executed |  |  | 1.4 | 1.1 | 0.55 | 0.55 | 0.70 | 0.56 | 0.35 | 0.24 | 0.10 |
|  | executed |  | continuity | 3.8 | 2.9 | 1.5 | 1.5 | 0.80 | 0.64 | 0.40 |  |  |
|  |  |  | no continuity | 2.8 | 2.1 | 1.1 | 1.1 |  |  |  |  |  |
| LD<> | continuity |  |  | 4.4 | 3.3 | 1.7 | 1.7 | 0.80 | 0.64 | 0.40 | 0.24 | 0.10 |
|  | no continuity |  |  | 3.6 | 2.7 | 1.4 | 1.4 |  |  |  |  |  |
| AND<> | not executed |  |  | 1.4 | 1.1 | 0.55 | 0.55 | 0.70 | 0.56 | 0.35 | 0.24 | 0.10 |
|  | executed |  | continuity | 2.8 | 2.1 | 1.1 | 1.1 | 0.80 | 0.64 | 0.40 |  |  |
|  |  |  | no continuity | 3.2 | 2.4 | 1.2 | 1.2 |  |  |  |  |  |


| Instruction | Processing (Device) |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | QnA series CPU modules |  |  |  | System Q CPU modules |  |  |  |  |
|  |  |  | $\begin{aligned} & \text { Q2A } \\ & \text { Q2AS } \end{aligned}$ | Q3A | $\begin{aligned} & \text { Q4A } \\ & \text { QnASH } \end{aligned}$ | Q4AR | Q00J | Q00 | Q01 | Q2 | QnH |
| OR<> |  |  | 1.4 | 1.1 | 0.55 | 0.55 | 0.70 | 0.56 | 0.35 | 0.24 | 0.10 |
|  | executed | continuity | 3.8 | 2.9 | 1.5 | 1.5 | 0.80 | 0.64 | 0.40 |  |  |
|  |  | no continuity | 2.8 | 2.1 | 1.1 | 1.1 |  |  |  |  |  |
| LD> | continuity |  | 4.4 | 3.3 | 1.7 | 1.7 | 0.80 | 0.64 | 0.40 | 0.24 | 0.10 |
|  |  |  | 3.6 | 2.7 | 1.4 | 1.4 |  |  |  |  |  |
| AND> | not executed |  | 1.4 | 1.1 | 0.55 | 0.55 | 0.70 | 0.56 | 0.35 | 0.24 | 0.10 |
|  | executed | continuity | 2.8 | 2.1 | 1.1 | 1.1 | 0.80 | 0.64 | 0.40 |  |  |
|  |  | no continuity | 3.2 | 2.4 | 1.2 | 1.2 |  |  |  |  |  |
| OR> | not executed |  | 1.4 | 1.1 | 0.55 | 0.55 | 0.70 | 0.56 | 0.35 | 0.24 | 0.10 |
|  | executed | continuity | 3.8 | 2.9 | 1.5 | 1.5 | 0.80 | 0.64 | 0.40 |  |  |
|  |  | no continuity | 2.8 | 2.1 | 1.1 | 1.1 |  |  |  |  |  |
| LD<= | continuity |  | 4.4 | 3.3 | 1.7 | 1.7 | 0.80 | 0.64 | 0.40 | 0.24 | 0.10 |
|  | no continuity |  | 3.6 | 2.7 | 1.4 | 1.4 |  |  |  |  |  |
| AND<= | not executed |  | 1.4 | 1.1 | 0.55 | 0.55 | 0.70 | 0.56 | 0.35 | 0.24 | 0.10 |
|  | executed | continuity | 2.8 | 2.1 | 1.1 | 1.1 | 0.80 | 0.64 | 0.40 |  |  |
|  |  | no continuity | 3.2 | 2.4 | 1.2 | 1.2 |  |  | 0.40 |  |  |
| OR<= | not executed |  | 1.4 | 1.1 | 0.55 | 0.55 | 0.70 | 0.56 | 0.35 | 0.24 | 0.10 |
|  | executed | continuity | 3.8 | 2.9 | 1.5 | 1.5 | 0.80 | 0.64 |  |  |  |
|  |  | no continuity | 2.8 | 2.1 | 1.1 | 1.1 |  |  | 0.40 |  |  |
| LD< | continuity |  | 4.4 | 3.3 | 1.7 | 1.7 | 0.80 | 0.64 | 0.40 | 0.24 | 0.10 |
|  | no continuity |  | 3.6 | 2.7 | 1.4 | 1.4 |  |  |  |  |  |
| AND< | not executed |  | 1.4 | 1.1 | 0.55 | 0.55 | 0.70 | 0.56 | 0.35 | 0.24 | 0.10 |
|  | executed | continuity | 2.8 | 2.1 | 1.1 | 1.1 | 0.80 | 0.64 | 0.40 |  |  |
|  | execuled | no continuity | 3.2 | 2.4 | 1.2 | 1.2 |  |  |  |  |  |
| OR< | not executed |  | 1.4 | 1.1 | 0.55 | 0.55 | 0.70 | 0.56 | 0.35 | 0.24 | 0.10 |
|  | executed | continuity | 3.8 | 2.9 | 1.5 | 1.5 | 0.80 | 0.64 | 0.40 |  |  |
|  |  | no continuity | 2.8 | 2.1 | 1.1 | 1.1 |  |  |  |  |  |
| LD>= | continuity |  | 4.4 | 3.3 | 1.7 | 1.7 | 0.80 | 0.64 | 0.40 | 0.24 | 0.10 |
|  | no continuity |  | 3.6 | 2.7 | 1.4 | 1.4 |  |  |  |  |  |
| AND>= | not executed |  | 1.4 | 1.1 | 0.55 | 0.55 | 0.70 | 0.56 | 0.35 | 0.24 | 0.10 |
|  | executed | continuity | 2.8 | 2.1 | 1.1 | 1.1 | 0.80 | 0.64 | 0.40 |  |  |
|  |  | no continuity | 3.2 | 2.4 | 1.2 | 1.2 |  |  |  |  |  |
| OR>= | not executed |  | 1.4 | 1.1 | 0.55 | 0.55 | 0.70 | 0.56 | 0.35 | 0.24 | 0.10 |
|  | executed | continuity | 3.8 | 2.9 | 1.5 | 1.5 | 0.80 | 0.64 | 0.40 |  |  |
|  |  | no continuity | 2.8 | 2.1 | 1.1 | 1.1 |  |  |  |  |  |
| LDD= | continuity |  | 5.0 | 3.8 | 1.9 | 1.9 | 1.0 | 0.80 | 0.50 | 0.55 | 0.24 |
|  | no continuity |  | 4.2 | 3.2 | 1.6 | 1.6 |  |  |  | 0.39 | 0.17 |
| ANDD= | not executed |  | 1.4 | 1.1 | 0.55 | 0.55 | 0.80 | 0.64 | 0.40 | 0.39 | 0.17 |
|  | executed | continuity | 3.4 | 2.6 | 1.3 | 1.3 | 1.0 | 0.80 | 0.50 | 0.55 | 0.24 |
|  |  | no continuity | 3.8 | 2.9 | 1.5 | 1.5 |  |  |  | 0.39 | 0.17 |
| ORD= | not executed |  | 1.4 | 1.1 | 0.55 | 0.55 | 0.80 | 0.64 | 0.40 | 0.39 | 0.17 |
|  | executed | continuity | 4.4 | 3.3 | 1.7 | 1.7 | 1.0 | 0.80 | 0.50 | 0.55 | 0.24 |
|  |  | no continuity | 3.4 | 2.6 | 1.3 | 1.3 |  |  |  |  |  |
| LDD<> | continuity |  | 5.0 | 3.8 | 1.9 | 1.9 | 1.0 | 0.80 | 0.50 | 0.55 | 0.24 |
|  | no continuity |  | 4.2 | 3.2 | 1.6 | 1.6 |  |  |  |  |  |
| ANDD<> | not executed |  | 1.4 | 1.1 | 0.55 | 0.55 | 0.80 | 0.64 | 0.40 | 0.39 | 0.17 |
|  | executed | continuity | 3.4 | 2.6 | 1.3 | 1.3 | 1.0 | 0.80 | 0.50 | 0.55 | 0.24 |
|  |  | no continuity | 3.8 | 2.9 | 1.5 | 1.5 |  |  |  |  |  |
| ORD<> | not executed |  | 1.4 | 1.1 | 0.55 | 0.55 | 0.80 | 0.64 | 0.40 | 0.39 | 0.17 |
|  | executed | continuity | 4.4 | 3.3 | 1.7 | 1.7 | 1.0 | 0.80 | 0.50 | 0.55 | 0.24 |
|  |  | no continuity | 3.4 | 2.6 | 1.3 | 1.3 |  |  |  |  |  |
| LDD> | continuity |  | 3.8 | 2.9 | 1.5 | 1.5 | 1.0 | 0.80 | 0.50 | 0.55 |  |
|  |  |  | 4.2 | 3.2 | 1.6 | 1.6 |  |  |  |  | 0.24 |


| Instruction | Processing (Device) |  |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | QnA series CPU modules |  |  |  | System Q CPU modules |  |  |  |  |
|  |  |  |  | $\begin{aligned} & \text { Q2A } \\ & \text { Q2AS } \end{aligned}$ | Q3A | $\begin{aligned} & \text { Q4A } \\ & \text { QnASH } \end{aligned}$ | Q4AR | Q00J | Q00 | Q01 | Q2 | QnH |
| ANDD> | not executed |  |  | 1.4 | 1.1 | 0.55 | 0.55 | 0.80 | 0.64 | 0.40 | 0.39 | 0.17 |
|  | executed | continuity |  | 2.8 | 2.1 | 1.1 | 1.1 | 1.0 | 0.80 | 0.50 | 0.55 | 0.24 |
|  |  | no co |  | 3.8 | 2.9 | 1.5 | 1.5 |  |  |  |  |  |
| ORD> | not executed |  |  | 1.4 | 1.1 | 0.55 | 0.55 | 0.80 | 0.64 | 0.40 | 0.39 | 0.17 |
|  | executed | continuity |  | 3.8 | 2.9 | 1.5 | 1.5 | 1.0 | 0.80 | 0.50 | 0.55 | 0.24 |
|  |  | no continuity |  | 3.4 | 2.6 | 1.3 | 1.3 |  |  |  |  |  |
| LDD<= | continuity |  |  | 4.4 | 3.3 | 1.7 | 1.7 | 1.0 | 0.80 | 0.50 | 0.55 | 0.24 |
|  | no continuity |  |  | 3.6 | 2.7 | 1.4 | 1.4 |  |  |  |  |  |
| ANDD<= | not executed |  |  | 1.4 | 1.1 | 0.55 | 0.55 | 0.80 | 0.64 | 0.40 | 0.39 | 0.17 |
|  | executed | continuity |  | 3.4 | 2.6 | 1.3 | 1.3 | 1.0 | 0.80 | 0.50 | 0.55 | 0.24 |
|  |  | no co |  | 3.2 | 2.4 | 1.2 | 1.2 |  |  |  |  |  |
| ORD<= | not executed |  |  | 1.4 | 1.1 | 0.55 | 0.55 | 0.80 | 0.64 | 0.40 | 0.39 | 0.17 |
|  |  |  |  | 4.4 | 3.3 | 1.7 | 1.7 | 1.0 | 0.80 | 0.50 | 0.55 | 0.24 |
|  | execuled | no co |  | 2.8 | 2.1 | 1.1 | 1.1 |  |  |  |  |  |
| LDD< | continuity |  |  | 3.8 | 2.9 | 1.5 | 1.5 | 1.0 | 0.80 | 0.50 | 0.55 | 0.24 |
|  |  | rinuity |  | 4.2 | 3.2 | 1.6 | 1.6 |  |  |  |  |  |
| ANDD< | not executed |  |  | 1.4 | 1.1 | 0.55 | 0.55 | 0.80 | 0.64 | 0.40 | 0.39 | 0.17 |
|  | cut |  |  | 2.8 | 2.1 | 1.1 | 1.1 | 1.0 | 0.80 | 0.50 | 0.55 | 0.24 |
|  | execuled | no co |  | 3.8 | 2.9 | 1.5 | 1.5 |  |  |  |  |  |
| ORD< | not executed |  |  | 1.4 | 1.1 | 0.55 | 0.55 | 0.80 | 0.64 | 0.40 | 0.39 | 0.17 |
|  |  |  |  | 3.8 | 2.9 | 1.5 | 1.5 | 1.0 | 0.80 | 0.50 | 0.55 | 0.24 |
|  | executed | no co |  | 3.4 | 2.6 | 1.3 | 1.3 |  |  |  |  |  |
| LDD>= | continuity |  |  | 4.4 | 3.3 | 1.7 | 1.7 | 1.0 | 0.80 | 0.50 | 0.55 | 0.24 |
|  |  | rinuity |  | 3.6 | 2.7 | 1.4 | 1.4 |  |  |  |  |  |
| ANDD>= | not executed |  |  | 1.4 | 1.1 | 0.55 | 0.55 | 0.80 | 0.64 | 0.40 | 0.39 | 0.17 |
|  |  |  |  | 3.4 | 2.6 | 1.3 | 1.3 | 1.0 | 0.80 | 0.50 | 0.55 | 0.24 |
|  | executed | no co |  | 3.2 | 2.4 | 1.2 | 1.2 |  |  |  |  |  |
| ORD>= | not executed |  |  | 1.4 | 1.1 | 0.55 | 0.55 | 0.80 | 0.64 | 0.40 | 0.39 | 0.17 |
|  | executed | continuity |  | 4.4 | 3.3 | 1.7 | 1.7 | 1.0 | 0.80 | 0.50 | 0.55 | 0.24 |
|  |  | no co |  | 2.8 | 2.1 | 1.1 | 1.1 |  |  |  |  |  |
| LDE= | Single precision | continuity |  | 235 | 177 | 89 | 35 | - | - | - | 93 | 40 |
|  |  | no continuity |  | 231 | 174 | 87 | 87 | - | - | - | 92 |  |
|  | Double precision | continuity |  | - | - | - | - | - | - | - | 93 | 40 |
|  |  | no continuity |  | - | - | - | - | - | - | - | 92 |  |
| ANDE= | Single precision | not executed |  | 1.4 | 1.1 | 0.55 | 0.55 | - | - | - | 0.55 | 0.24 |
|  |  | executed | continuity | 234 | 176 | 88 | 35 | - | - | - | 93 | 40 |
|  |  |  | no continuity | 230 | 172 | 86 | 86 | - | - | - | 92 |  |
|  | Double precision | not executed |  | - | - | - | - | - | - | - | - | - |
|  |  | executed | continuity | - | - | - | - | - | - | - | 93 | 40 |
|  |  |  | no continuity | - | - | - | - | - | - | - | 92 |  |
| ORE= | Single precision | not executed |  | 1.4 | 1.1 | 0.55 | 0.55 | - | - | - | 0.55 | 0.24 |
|  |  | executed | continuity | 234 | 176 | 88 | 35 | - | - | - | 93 | 40 |
|  |  |  | no continuity | 230 | 172 | 86 | 86 | - | - | - | 92 |  |
|  | Double precision | not executed |  | - | - | - | - | - | - | - | - | - |
|  |  | executed | continuity | - | - | - | - | - | - | - | 93 | 40 |
|  |  |  | no continuity | - | - | - | - | - | - | - | 92 |  |
| LDE<> | Single precision | continuity |  | 231 | 174 | 87 | 35 | - | - | - | 92 | 40 |
|  |  | no continuity |  | 234 | 176 | 88 | 88 | - | - | - |  |  |
|  | Double precision |  |  | - | - | - | - | - | - | - | 92 | 40 |
|  |  | no continuity |  | - | - | - | - | - | - | - |  |  |


| Instruction | Processing (Device) |  |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | QnA series CPU modules |  |  |  | System Q CPU modules |  |  |  |  |
|  |  |  |  | $\begin{aligned} & \text { Q2A } \\ & \text { Q2AS } \end{aligned}$ | Q3A | $\begin{aligned} & \text { Q4A } \\ & \text { QnASH } \end{aligned}$ | Q4AR | Q00J | Q00 | Q01 | Q2 | QnH |
| ANDE<> | Single precision | not executed |  | 1.4 | 1.1 | 0.55 | 0.55 | - | - | - | 0.55 | 0.24 |
|  |  | executed | continuity | 230 | 172 | 86 | 34 | - | - | - | 92 | 40 |
|  |  |  | no continuity | 234 | 176 | 88 | 88 | - | - | - | 93 |  |
|  | Double precision | not executed |  | - | - | - | - | - | - | - | - | - |
|  |  | executed | continuity | - | - | - | - | - | - | - | 92 | 40 |
|  |  |  | no continuity | - | - | - | - | - | - | - |  |  |
| OREく> | Single precision | not executed |  | 1.4 | 1.1 | 0.55 | 0.55 | - | - | - | 0.55 | 0.24 |
|  |  | executed | continuity | 231 | 174 | 87 | 35 | - | - | - | 93 | 40 |
|  |  |  | no continuity | 234 | 176 | 88 | 88 | - | - | - | 92 |  |
|  | Double precision | not executed |  | - | - | - | - | - | - | - | - | - |
|  |  | executed | continuity | - | - | - | - | - | - | - | 93 | 40 |
|  |  |  | no continuity | - | - | - | - | - | - | - | 92 |  |
| LDE> | Single precision | continuity |  | 231 | 174 | 87 | 35 | - | - | - | 92 | 40 |
|  |  | no continuity |  | 234 | 176 | 88 | 88 | - | - | - |  |  |
|  | Double precision | continuity |  | - | - | - | - | - | - | - | 92 | 40 |
|  |  | no C |  | - | - |  | - | - | - | - |  |  |
| ANDE> | Single precision | not executed |  | 1.4 | 1.1 | 0.55 | 0.55 | - | - | - | 0.55 | 0.24 |
|  |  | executed | continuity | 230 | 172 | 86 | 34 | - | - | - | 92 | 40 |
|  |  |  | no continuity | 234 | 176 | 88 | 88 | - | - | - | 93 |  |
|  | Double precision | not executed |  | - | - | - | - | - | - | - | - | - |
|  |  | executed | continuity | - | - | - | - | - | - | - | 92 | 40 |
|  |  |  | no continuity | - | - | - | - | - | - | - |  |  |
| ORE> | Single precision | not executed |  | 1.4 | 1.1 | 0.55 | 0.55 | - | - | - | 0.55 | 0.24 |
|  |  | executed | continuity | 231 | 174 | 87 | 34 | - | - | - | 93 | 40 |
|  |  |  | no continuity | 234 | 176 | 88 | 88 | - | - | - | 92 |  |
|  | Double precision | not executed |  | - | - | - | - | - | - | - | - | - |
|  |  | executed | continuity | - | - | - | - | - | - | - | 93 | 40 |
|  |  |  | no continuity | - | - | - | - | - | - | - | 92 |  |
| LDE<= | Single precision | continuity |  | 235 | 177 | 89 | 34 | - | - | - | 93 | 40 |
|  |  | no continuity |  | 231 | 174 | 87 | 88 | - | - | - | 92 |  |
|  | Double precision | continuity |  | - | - | - | - | - | - | - | 93 | 40 |
|  |  | no continuity |  | - | - | - | - | - | - | - | 92 |  |
| ANDE<= | Single precision | not executed |  | 1.4 | 1.1 | 0.55 | 0.55 | - | - | - | 0.55 | 0.24 |
|  |  | executed | continuity | 234 | 176 | 88 | 34 | - | - | - | 92 | 40 |
|  |  |  | no continuity | 230 | 172 | 86 | 86 | - | - | - |  |  |
|  | Double precision | not executed |  | - | - | - | - | - | - | - | - | - |
|  |  | executed | continuity | - | - | - | - | - | - | - | 92 | 40 |
|  |  |  | no continuity | - | - | - | - | - | - | - |  |  |
| ORE<= | Single precision | not executed |  | 1.4 | 1.1 | 0.55 | 0.55 | - | - | - | 0.55 | 0.24 |
|  |  | executed | continuity | 234 | 176 | 88 | 34 | - | - | - | 92 | 40 |
|  |  |  | no continuity | 230 | 172 | 86 | 86 | - | - | - |  |  |
|  | Double precision | not executed |  | - | - | - | - | - | - | - | - | - |
|  |  | executed | continuity | - | - | - | - | - | - | - | 92 | 40 |
|  |  |  | no continuity | - | - | - | - | - | - | - |  |  |
| LDE< | Single precision | continuity |  | 231 | 174 | 87 | 35 | - | - | - | 92 | 40 |
|  |  | no continuity |  | 234 | 176 | 88 | 88 | - | - | - |  |  |
|  | Double precision | no continuity |  | - | - | - | - | - | - | - | 92 | 92 |
|  |  |  |  | - | - | - | - | - | - | - |  |  |
| ANDE< | Single precision | not executed |  | 1.4 | 1.1 | 0.55 | 0.55 | - | - | - | 0.55 | 0.24 |
|  |  | executed | continuity | 230 | 172 | 86 | 34 | - | - | - | 92 | 40 |
|  |  |  | no continuity | 234 | 176 | 88 | 88 | - | - | - |  |  |
|  | Double precision | not executed |  | - | - | - | - | - | - | - | - | - |
|  |  | executed | continuity | - | - | - | - | - | - | - | 92 | 40 |
|  |  |  | no continuity | - | - | - | - | - | - | - |  |  |


| Instruction | Processing (Device) |  |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | QnA series CPU modules |  |  |  | System Q CPU modules |  |  |  |  |
|  |  |  |  | $\begin{aligned} & \text { Q2A } \\ & \text { Q2AS } \end{aligned}$ | Q3A | $\begin{aligned} & \text { Q4A } \\ & \text { QnASH } \end{aligned}$ | Q4AR | Q00J | Q00 | Q01 | Q2 | QnH |
| ORE< | Single precision | not executed |  | 1.4 | 1.1 | 0.55 | 0.55 | - | - | - | 0.55 | 0.24 |
|  |  | executed | continuity | 231 | 174 | 87 | 34 | - | - | - | 93 | 40 |
|  |  |  | no continuity | 234 | 176 | 88 | 88 | - | - | - | 92 |  |
|  | Double precision | not executed |  | - | - | - | - | - | - | - | - | - |
|  |  | executed | continuity | - | - | - | - | - | - | - | 93 | 40 |
|  |  |  | no continuity | - | - | - | - | - | - | - | 92 |  |
| LDE>= | Single precision | continuity |  | 235 | 177 | 89 | 35 | - | - | - | 93 | 40 |
|  |  | no continuity |  | 231 | 174 | 87 | 87 | - | - | - | 92 |  |
|  | Double precision | continuity |  | - | - | - | - | - | - | - | 93 | 40 |
|  |  | no continuity |  | - | - |  | - | - | - | - | 92 |  |
| ANDE>= | Single precision | not executed |  | 1.4 | 1.1 | 0.55 | 0.55 | - | - | - | 0.55 | 0.24 |
|  |  | executed | continuity | 234 | 176 | 88 | 34 | - | - | - | 92 | 40 |
|  |  |  | no continuity | 231 | 174 | 87 | 87 | - | - | - |  |  |
|  | Double precision | not executed |  | - | - | - | - | - | - | - | - | - |
|  |  | executed | continuity | - | - | - | - | - | - | - | 92 | 40 |
|  |  |  | no continuity | - | - | - | - | - | - | - |  |  |
| ORE>= | Single precision | not executed |  | 1.4 | 1.1 | 0.55 | 0.55 | - | - | - | 0.55 | 0.24 |
|  |  | executed | continuity | 234 | 176 | 88 | 34 | - | - | - | 92 | 40 |
|  |  |  | no continuity | 230 | 172 | 86 | 86 | - | - | - |  |  |
|  | Double precision | not executed |  | - | - | - | - | - | - | - | - | - |
|  |  | executed | continuity | - | - | - | - | - | - | - | 92 | 40 |
|  |  |  | no continuity | - | - | - | - | - | - | - |  |  |
| LD\$= | continuity |  |  | 97 | 73 | 37 | 37 | - | - | - | 38 | 16 |
|  | no continuity |  |  | 81 | 61 | 31 | 31 | - | - | - | 34 | 15 |
| ANDS $=$ | not executed |  |  | 1.4 | 1.1 | 0.55 | 0.55 | - | - | - | 0.56 | 0.23 |
|  | executed | continuity |  | 96 | 72 | 36 | 36 | - | - | - | 39 | 17 |
|  |  | no continuity |  | 81 | 61 | 31 | 31 | - | - | - | 32 | 14 |
| ORS= | not executed |  |  | 1.4 | 1.1 | 0.55 | 0.55 | - | - | - | 0.56 | 0.24 |
|  | executed | continuity |  | 97 | 73 | 37 | 37 | - | - | - | 40 | 17 |
|  |  | no continuity |  | 80 | 60 | 30 | 30 | - | - | - | 33 | 14 |
| LD\$<> | continuity |  |  | 83 | 62 | 31 | 31 | - | - | - | 32 | 14 |
|  | no continuity |  |  | 97 | 73 | 37 | 37 | - | - | - | 40 | 17 |
| AND\$<> | not executed |  |  | 1.4 | 1.1 | 0.55 | 0.55 | - | - | - | 0.56 | 0.23 |
|  | executed | continuity |  | 80 | 60 | 30 | 30 | - | - | - | 33 | 14 |
|  |  | no continuity |  | 96 | 72 | 36 | 36 | - | - | - | 39 | 17 |
| OR\$<> | not executed |  |  | 1.4 | 1.1 | 0.55 | 0.55 | - | - | - | 0.56 | 0.24 |
|  | executed | continuity |  | 81 | 61 | 31 | 31 | - | - | - | 32 | 14 |
|  |  | no continuity |  | 96 | 72 | 36 | 36 | - | - | - | 39 | 17 |
| LD\$> | continuity |  |  | 83 | 62 | 31 | 31 | - | - | - | 32 | 14 |
|  | no continuity |  |  | 97 | 73 | 37 | 37 | - | - | - | 40 | 17 |
| AND\$> | not executed |  |  | 1.4 | 1.1 | 0.55 | 0.55 | - | - | - | 0.56 | 0.23 |
|  | executed | continuity |  | 80 | 60 | 30 | 30 | - | - | - | 33 | 14 |
|  |  | no continuity |  | 96 | 72 | 36 | 36 | - | - | - | 39 | 17 |
| OR\$> | not executed |  |  | 1.4 | 1.1 | 0.55 | 0.55 | - | - | - | 0.56 | 0.24 |
|  | executed | continuity |  | 81 | 61 | 31 | 31 | - | - | - | 32 | 14 |
|  |  | no continuity |  | 96 | 72 | 36 | 36 | - | - | - | 39 | 17 |
| LD\$<= | continuity |  |  | 97 | 73 | 37 | 37 | - | - | - | 40 | 17 |
|  | no continuity |  |  | 81 | 61 | 31 | 31 | - | - | - | 32 | 14 |
| AND $\$<=$ | not executed |  |  | 1.4 | 1.1 | 0.55 | 0.55 | - | - | - | 0.56 | 0.23 |
|  | executed | continuity |  | 96 | 72 | 36 | 36 | - | - | - | 39 | 17 |
|  |  | no continuity |  | 81 | 61 | 31 | 31 | - | - | - | 32 | 14 |
| OR\$<= | not executed |  |  | 1.4 | 1.1 | 0.55 | 0.55 | - | - | - | 0.56 | 0.24 |
|  | executed | continuity |  | 97 | 73 | 37 | 37 | - | - | - | 40 | 17 |
|  |  | no continuity |  | 80 | 60 | 30 | 30 | - | - | - | 33 | 14 |




| Instruction | Processing (Device) |  | Processing time ( $\mu \mathbf{s}$ ) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | QnA series CPU modules |  |  |  | System Q CPU modules |  |  |  |  |
|  |  |  | $\begin{aligned} & \text { Q2A } \\ & \text { Q2AS } \end{aligned}$ | Q3A | $\begin{aligned} & \text { Q4A } \\ & \text { QnASH } \end{aligned}$ | Q4AR | Q00J | Q00 | Q01 | Q2 | QnH |
| $\begin{gathered} \mathrm{E}- \\ (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}) \\ \mathrm{E}-\mathrm{P} \\ (\mathrm{~s} 1, \mathrm{~s} 2, \mathrm{~d}) \end{gathered}$ | Single precision | $s 1=0, s 2=0$ | 55 | 41 | 21 | 36 | - | - | - | 2.4 | 1.1 |
|  |  | $s 1=2^{127}, \mathrm{~s} 2=2^{127}$ | 520 | 391 | 146 |  |  |  |  |  |  |
|  | Double precision | $s=0, d=0$ | - | - | - | - | - | - | - | 210 | 90 |
|  |  | $s=2^{127}, d=2^{127}$ | - | - | - | - |  |  |  |  |  |
| $\begin{gathered} \text { Ex } \\ (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}) \\ \mathrm{ExP} \\ (\mathrm{~s} 1, \mathrm{~s} 2, \mathrm{~d}) \end{gathered}$ | Single precision | s1 $=0, \mathrm{~s} 2=0$ | 55 | 41 | 21 | 36 | - | - | - | 2.4 | 1.1 |
|  |  | $s 1=2^{127}, \mathrm{~s} 2=2^{127}$ | 567 | 426 | 218 |  |  |  |  |  |  |
|  | Double precision | $s=0, d=0$ | - | - | - | - | - | - | - | 222 | 96 |
|  |  | $s=2^{127}, d=2^{127}$ | - | - | - | - |  |  |  |  |  |
| $\begin{gathered} E / \\ (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}) \\ \mathrm{E} / \mathrm{P} \\ (\mathrm{~s} 1, \mathrm{~s} 2, \mathrm{~d}) \end{gathered}$ | Single precision | s1 $=0, \mathrm{~s} 2=1$ | 149 | 112 | 56 | 37 | - | - | - | 12 | 5.2 |
|  |  | $s 1=2^{127}, \mathrm{~s} 2=-2^{126}$ | 1109 | 834 | 417 |  |  |  |  |  |  |
|  | Double precision | $s=0, d=0$ | - | - | - | - | - | - | - | 369 | 159 |
|  |  | $s 1=2^{127}, s 2=-2^{126}$ | - | - | - | - |  |  |  |  |  |
| $\begin{gathered} \hline \$+ \\ (\mathrm{s}, \mathrm{~d}) \\ \$+\mathrm{P} \\ (\mathrm{~s}, \mathrm{~d}) \end{gathered}$ |  |  | 179 | 134 | 67 | 67 | - | - | - | 68 | 29 |
| $\begin{gathered} \$+ \\ (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}) \\ \$+\mathrm{P} \\ (\mathrm{~s} 1, \mathrm{~s} 2, \mathrm{~d}) \\ \hline \end{gathered}$ |  |  | 206 | 155 | 78 | 78 | - | - | - | 81 | 35 |
| $\begin{aligned} & \hline \text { INC } \\ & \text { INCP } \end{aligned}$ |  |  | 1.9 | 1.4 | 0.7 | 0.7 | 0.70 | 0.56 | 0.35 | 0.32 | 0.14 |
| $\begin{aligned} & \hline \text { DINC } \\ & \text { DINCP } \end{aligned}$ |  |  | 2.3 | 1.7 | 0.9 | 0.9 | 0.90 | 0.72 | 0.45 | 0.47 | 0.20 |
| $\begin{aligned} & \hline \text { DEC } \\ & \text { DECP } \end{aligned}$ |  |  | 1.9 | 1.4 | 0.7 | 0.7 | 0.70 | 0.56 | 0.35 | 0.32 | 0.14 |
| $\begin{aligned} & \text { DDEC } \\ & \text { DDECP } \end{aligned}$ |  |  | 2.3 | 1.7 | 0.9 | 0.9 | 0.90 | 0.72 | 0.45 | 0.47 | 0.20 |
| $\begin{aligned} & \hline \mathrm{BCD} \\ & \mathrm{BCDP} \end{aligned}$ |  |  | 2.7 | 2.0 | 1.0 | 1.0 | 20 | 16 | 15 | 1.1 | 0.48 |
| $\begin{aligned} & \text { DBCD } \\ & \text { DBCDP } \end{aligned}$ |  |  | 7.9 | 5.9 | 3.0 | 3.0 | 26 | 21 | 20 | 3.2 | 1.4 |
| $\begin{gathered} \hline \text { BIN } \\ \text { BINP } \\ \hline \end{gathered}$ |  |  | 2.7 | 2.0 | 1.0 | 1.0 | 19 | 16 | 15 | 1.0 | 0.44 |
| $\begin{gathered} \hline \text { DBIN } \\ \text { DBINP } \end{gathered}$ |  |  | 4.8 | 3.6 | 1.8 | 1.8 | 22 | 18 | 17 | 1.9 | 0.82 |
| $\begin{gathered} \text { INT } \\ \text { INTP } \end{gathered}$ | Single precision | $s=0$ | 20 | 15 | 7.5 | 7.5 | - | - | - | 3.2 | 1.4 |
|  |  | $\mathrm{s}=32766.5$ | 54 | 40 | 20 | 20 |  |  |  |  |  |
|  | Double precision | $\mathrm{s}=0$ | - | - | - | - | - | - | - | 22 | 9.3 |
|  |  | $\mathrm{s}=32766.5$ | - | - | - | - |  |  |  |  |  |
| $\begin{gathered} \text { DINT } \\ \text { DINTP } \end{gathered}$ | Single precision | $\mathrm{s}=0$ | 20 | 15 | 7.5 | 7.5 | - | - | - | 2.5 | 1.1 |
|  |  | $s=1234567890.3$ | 59 | 44 | 22 | 22 |  |  |  |  |  |
|  | Double precision | $s=0$ | - | - | - | - | - | - | - | 24 | 10 |
|  |  | $s=1234567890.3$ | - | - | - | - |  |  |  |  |  |
| $\begin{aligned} & \text { FLT } \\ & \text { FLTP } \end{aligned}$ | Single precision | $s=0$ | 27 | 20 | 10 | 10 | - | - | - | 2.1 | 0.92 |
|  |  | $s=7 \mathrm{FFF}_{\mathrm{H}}$ | 55 | 41 | 21 | 21 |  |  |  |  |  |
|  | Double precision | $\mathrm{s}=0$ | - | - | - | - | - | - | - | 22 | 9.6 |
|  |  | $\mathrm{s}=$ 7FFF $_{\mathrm{H}}$ | - | - | - | - |  |  |  |  |  |
| $\begin{aligned} & \text { DFLT } \\ & \text { DFLTP } \end{aligned}$ | Single precision | $\mathrm{s}=0$ | 28 | 21 | 11 | 11 | - | - | - | 2.1 | 0.88 |
|  |  | $\mathrm{s}=$ 7FFFFFFF $_{\mathrm{H}}$ | 56 | 42 | 21 | 21 |  |  |  |  |  |
|  | Double precision | $\mathrm{s}=0$ | - | - | - | - | - | - | - | 26 | 11 |
|  |  | $s=$ FFFFFFFF $_{H}$ | - | - | - | - |  |  |  |  |  |
| $\begin{gathered} \hline \text { DBL } \\ \text { DBLP } \end{gathered}$ |  |  | 12 | 8.6 | 4.3 | 4.3 | 19 | 16 | 15 | 4.5 | 1.9 |
| $\begin{aligned} & \text { WORD } \\ & \text { WORDP } \end{aligned}$ |  |  | 12 | 9.0 | 4.5 | 4.5 | 23 | 19 | 17 | 4.7 | 2.0 |


| Instruction | Processing (Device) | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | QnA series CPU modules |  |  |  | System Q CPU modules |  |  |  |  |
|  |  | $\begin{aligned} & \text { Q2A } \\ & \text { Q2AS } \end{aligned}$ | Q3A | $\begin{aligned} & \text { Q4A } \\ & \text { QnASH } \end{aligned}$ | Q4AR | Q00J | Q00 | Q01 | Q2 | QnH |
| GRY <br> GRYP |  | 12 | 9.0 | 4.5 | 4.5 | 19 | 16 | 15 | 4.7 | 2.0 |
| $\begin{aligned} & \hline \text { DGRY } \\ & \text { DGRYP } \end{aligned}$ |  | 14 | 10 | 5.0 | 5.0 | 23 | 19 | 17 | 5.3 | 2.3 |
| $\begin{aligned} & \hline \text { GBIN } \\ & \text { GBINP } \end{aligned}$ |  | 46 | 34 | 17 | 17 | 52 | 42 | 40 | 18 | 7.7 |
| $\begin{aligned} & \hline \text { DGBIN } \\ & \text { DGBINP } \end{aligned}$ |  | 83 | 62 | 31 | 31 | 110 | 88 | 84 | 32 | 14 |
| $\begin{aligned} & \hline \text { NEG } \\ & \text { NEGP } \end{aligned}$ |  | 9.3 | 7 | 3.5 | 3.5 | 16 | 13 | 12 | 3.6 | 1.6 |
| $\begin{aligned} & \text { DNEG } \\ & \text { DNEGP } \end{aligned}$ |  | 11 | 8.2 | 4.1 | 4.1 | 19 | 17 | 15 | 4.3 | 1.8 |
| $\begin{aligned} & \text { ENEG } \\ & \text { ENEGP } \end{aligned}$ |  | 9.8 | 7.4 | 3.7 | 3.7 | - | - | - | 3.9 | 1.7 |
| $\begin{gathered} \text { BKBCD } \\ (\mathrm{s}, \mathrm{~d}, \mathrm{n}) \\ \mathrm{BKBCDP} \\ (\mathrm{~s}, \mathrm{~d}, \mathrm{n}) \end{gathered}$ | $\mathrm{n}=1$ | 102 | 76 | 38 | 38 | 78 | 63 | 57 | 38 | 17 |
|  | $n=96$ | 272 | 204 | 102 | 102 | 315 | 275 | 250 | 99 | 43 |
| $\begin{aligned} & \hline \text { BKBIN } \\ & (s, d, n) \\ & \text { BKBINP } \\ & (s, d, n) \end{aligned}$ | $\mathrm{n}=1$ | 102 | 76 | 38 | 38 | 74 | 61 | 57 | 38 | 17 |
|  | $n=96$ | 272 | 204 | 102 | 102 | 285 | 255 | 230 | 99 | 43 |
| $\begin{aligned} & \text { MOV } \\ & \text { MOVP } \end{aligned}$ | $\mathrm{s}=\mathrm{D} 0, \mathrm{~d}=\mathrm{D} 1$ | 0.7 | 0.5 | 0.3 | 0.3 | 0.70 | 0.56 | 0.35 | 0.24 | 0.10 |
|  | $s=D 0, d=J 1 / W 1$ | $392^{1}$ | $305^{1}$ | $176{ }^{1}$ | $176{ }^{1}$ | 155 | 130 | 120 | 140 | 160 |
|  |  | $391{ }^{2}$ | $299{ }^{2}$ | $165^{2}$ | $165^{2}$ |  |  |  |  |  |
| $\begin{aligned} & \text { DMOV } \\ & \text { DMOVP } \end{aligned}$ | $s=$ K4XO, d = D1 | 2.4 | 1.8 | 0.9 | 0.9 | 0.90 | 0.72 | 0.45 | 0.47 | 0.20 |
|  | $s=$ K4XO, d = J1/W1 | $400^{1}$ | $313^{1}$ | $183{ }^{1}$ | $183{ }^{1}$ | 165 | 135 | 120 | 147 | 64 |
|  |  | $395{ }^{2}$ | $301^{2}$ | $167^{2}$ | $167^{2}$ |  |  |  |  |  |
| $\begin{aligned} & \text { EMOV } \\ & \text { EMOVP } \end{aligned}$ |  | 12 | 8.6 | 4.3 | 4.3 | - | - | - | 0.63 | 0.27 |
| \$MOV |  | 100 | 75 | 38 | 38 | 46 | 38 | 35 | 40 | 17 |
| \$MOVP |  |  |  |  |  | 98 | 80 | 73 |  |  |
| CML <br> CMLP |  | 2.0 | 1.5 | 0.8 | 0.8 | 0.70 | 0.56 | 0.35 | 0.40 | 0.17 |
| $\begin{aligned} & \text { DCML } \\ & \text { DCMLP } \end{aligned}$ |  | 2.4 | 1.8 | 0.9 | 0.9 | 0.90 | 0.72 | 0.45 | 0.55 | 0.24 |
| $\begin{aligned} & \text { BMOV } \\ & (s, d, n) \\ & \text { BMOVP } \\ & (s, d, n) \end{aligned}$ | $\mathrm{n}=1$ | 43 | 32 | 16 | 16 | 27 | 21 | 20 | 17 | 7.1 |
|  | $n=96$ | 81 | 61 | 16 31 | 31 | 72 | 62 | 53 | 32 | 14 |
| $\begin{aligned} & \text { FMOV } \\ & (\mathrm{s}, \mathrm{~d}, \mathrm{n}) \\ & \text { FMOVP } \\ & (\mathrm{s}, \mathrm{~d}, \mathrm{n}) \\ & \hline \end{aligned}$ | $\mathrm{n}=1$ | 1836 | 1327 | 6.514 | 6.514 | 23 | 19 | 17 | 6.714 | 2.96.1 |
|  | $n=96$ |  |  |  |  | 48 | 41 | 36 |  |  |
| $\begin{gathered} \mathrm{XCH} \\ \mathrm{XCHP} \end{gathered}$ |  | 3.1 | 2.3 | 1.2 | 1.2 | 7.6 | 6.3 | 5.7 | 1.3 | 0.54 |
| $\begin{aligned} & \text { DXCH } \\ & \text { DXCHP } \end{aligned}$ |  | 3.1 | 2.3 | 1.2 | 1.2 | 9.5 | 8.0 | 7.1 | 1.3 | 0.54 |
| BXCH | $\mathrm{n}=1$ | 77 | 58 | 29 | 29 | 62 | 51 | 48 | 31 | 13 |
| $\begin{gathered} (\mathrm{d} 1, \mathrm{~d} 2, \mathrm{n}) \\ \text { BXCHP } \\ (\mathrm{d} 1, \mathrm{~d} 2, \mathrm{n}) \end{gathered}$ | $n=96$ | 213 | 160 | 80 | 80 | 165 | 140 | 125 | 84 | 36 |
| SWAP SWAPP |  | 9.2 | 6.9 | 3.5 | 3.5 | 17 | 14 | 13 | 3.7 | 1.6 |

${ }^{1}$ These are the processing times when a $\mathrm{A} 38 \mathrm{~B} / \mathrm{A} 1 \mathrm{~S} 38 \mathrm{~B}$ main base is used in combination with an extension base.
${ }^{2}$ These processing times are for a $\mathrm{A} 38 \mathrm{HB} / \mathrm{A} 1 \mathrm{~S} 38 \mathrm{HB}$ main base.

| Instruction | Processing (Device) | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | QnA series CPU modules |  |  |  | System Q CPU modules |  |  |  |  |
|  |  | $\begin{aligned} & \text { Q2A } \\ & \text { Q2AS } \end{aligned}$ | Q3A | $\begin{aligned} & \text { Q4A } \\ & \text { QnASH } \end{aligned}$ | Q4AR | Q00J | Q00 | Q01 | Q2 | QnH |
| CJ |  | 7.8 | 5.8 | 2.9 | 2.9 | 10 | 8.5 | 8.1 | 3.2 | 1.4 |
| SCJ |  | 7.8 | 5.8 | 2.9 | 2.9 | 10 | 8.5 | 8.1 | 3.2 | 1.4 |
| JMP |  | 8.0 | 6.0 | 3.0 | 3.0 | 11 | 8.5 | 8.1 | 3.2 | 1.4 |
| GOEND |  | 2.0 | 1.5 | 0.75 | 0.75 | 3.3 | 2.9 | 2.8 | 0.39 | 0.34 |
| El |  | 3.1 | 2.3 | 1.2 | 1.2 | 14 | 11 | 11 | 1.3 | 0.54 |
| DI |  | 2.3 | 1.7 | 0.9 | 0.9 | 13 | 12 | 11 | 0.95 | 0.41 |
| IMASK |  | 8.1 | 6.5 | 3.3 | 3.3 | 41 | 34 | 35 | 11 | 4.6 |
| IRET |  | 4.0 | 3.0 | 1.5 | 1.5 | 205 | 170 | 155 | 1.6 | 0.68 |
| $\begin{gathered} \text { RFS } \\ \text { RFSP } \end{gathered}$ | $s=X, n=1$ | 31.3 | 23.4 | 11.7 | 11.7 | 55 | 46 | 43 | 6.7 | 4.7 |
|  | $s=Y, n=1$ |  |  |  |  | 54 | 45 | 41 |  |  |
|  | $s=X, n=96$ | 97.6 | 72.8 | 36.4 | 36.4 | 79 | 64 | 59 | 19 | 13 |
|  | $s=Y, n=96$ |  |  |  |  | 73 | 61 | 56 |  |  |
| UDCNT1 |  | 42.6 | 31.8 | 15.9 | 15.9 | - | - | - | 15 | 6.5 |
| UDCNT2 |  | 44.6 | 33.3 | 16.7 | 16 | - | - | - | 16 | 6.8 |
| TMR |  | 25.9 | 19.3 | 9.7 | 9.7 | - | - | - | 10 | 4.4 |
| STMR |  | 41.7 | 31.1 | 15.6 | 15.6 | - | - | - | 20 | 7.1 |
| ROTC |  | 66.1 | 49.3 | 24.7 | 24.7 | - | - | - | 26 | 11 |
| RAMP |  | 45.4 | 33.9 | 17.0 | 17.0 | - | - | - | 18 | 7.7 |
| SPD |  | 48.9 | 36.5 | 18.3 | 18.3 | - | - | - | 19 | 8.3 |
| PLSY |  | 26.9 | 20.1 | 10.1 | 10.1 | - | - | - | 10 | 4.5 |
| PWM |  | 32.8 | 24.5 | 12.3 | 12.3 | - | - | - | 9.1 | 3.9 |
| MTR |  | 29.2 | 21.8 | 10.9 | 10.9 | - | - | - | 11 | 4.9 |
| WAND <br> (s, d) <br> WANDP <br> ( $\mathrm{s}, \mathrm{d}$ ) |  | 2.4 | 1.8 | 0.9 | 0.9 | 1.0 | 0.80 | 0.50 | 0.39 | 0.17 |
| $\begin{aligned} & \hline \text { WAND } \\ & (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}) \\ & \text { WANDP } \\ & (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}) \\ & \hline \end{aligned}$ |  | 9.5 | 7.1 | 3.6 | 3.6 | 1.2 | 0.96 | 0.60 | 0.47 | 0.20 |
| $\begin{gathered} \text { DAND } \\ (\mathrm{s}, \mathrm{~d}) \\ \text { DANDP } \\ (\mathrm{s}, \mathrm{~d}) \end{gathered}$ |  | 3.0 | 2.3 | 1.2 | 1.2 | 1.3 | 1.04 | 0.65 | 0.71 | 0.31 |
| $\begin{gathered} \text { DAND } \\ (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}) \\ \text { DANDP } \\ (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}) \end{gathered}$ |  | 19 | 14 | 7,0 | 7.0 | 1.5 | 1.2 | 0.75 | 0.79 | 0.34 |
| BKAND | $\mathrm{n}=1$ | 89 | 67 | 34 | 34 | 110 | 87 | 79 | 36 | 16 |
| $\begin{gathered} (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}, \mathrm{n}) \\ \text { BKANDP } \\ (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}, \mathrm{n}) \end{gathered}$ | $n=96$ | 184 | 138 | 69 | 69 | 185 | 155 | 140 | 74 | 32 |
| $\begin{gathered} \text { WOR } \\ (\mathrm{s}, \mathrm{~d}) \\ \text { WORP } \\ (\mathrm{s}, \mathrm{~d}) \end{gathered}$ |  | 2.4 | 1.8 | 0.9 | 0.9 | 1.0 | 0.80 | 0.50 | 0.40 | 0.17 |
| $\begin{gathered} \text { WOR } \\ (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}) \\ \text { WORP } \\ (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}) \end{gathered}$ |  | 9.5 | 7.1 | 3.6 | 3.6 | 1.2 | 0.96 | 0.60 | 0.47 | 0.20 |
| $\begin{gathered} \hline \text { DOR } \\ (\mathrm{s}, \mathrm{~d}) \\ \text { DORP } \\ (\mathrm{s}, \mathrm{~d}) \end{gathered}$ |  | 3.0 | 2.3 | 1.2 | 1.2 | 1.3 | 1.04 | 0.65 | 0.71 | 0.31 |
| $\begin{gathered} \text { DOR } \\ (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}) \\ \text { DORP } \\ (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}) \\ \hline \end{gathered}$ |  | 19 | 14 | 7.0 | 7.0 | 1.5 | 1.2 | 0.75 | 0.79 | 0.34 |
| BKOR | $\mathrm{n}=1$ | 89 | 67 | 34 | 34 | 110 | 87 | 81 | 36 | 16 |
| $\begin{aligned} & \text { BKORP } \\ & (s 1, s 2, d, n) \end{aligned}$ | $n=96$ | 184 | 138 | 69 | 69 | 185 | 155 | 140 | 74 | 32 |


| Instruction | Processing (Device) | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | QnA series CPU modules |  |  |  | System Q CPU modules |  |  |  |  |
|  |  | $\begin{aligned} & \text { Q2A } \\ & \text { Q2AS } \end{aligned}$ | Q3A | $\begin{aligned} & \text { Q4A } \\ & \text { QnASH } \end{aligned}$ | Q4AR | Q00J | Q00 | Q01 | Q2 | QnH |
| $\begin{gathered} \hline \text { WXOR } \\ (\mathrm{s}, \mathrm{~d}) \\ \text { WXORP } \\ (\mathrm{s}, \mathrm{~d}) \end{gathered}$ |  | 2.4 | 1.8 | 0.9 | 0.9 | 1.0 | 0.80 | 0.50 | 0.39 | 0.17 |
| WXOR <br> (s1, s2, d) <br> WXORP <br> (s1, s2, d) |  | 17.2 | 7.1 | 3.6 | 3.6 | 1.2 | 0.96 | 0.60 | 0.47 | 0.20 |
| $\begin{gathered} \hline \text { DXOR } \\ (\mathrm{s}, \mathrm{~d}) \\ \text { DXORP } \\ (\mathrm{s}, \mathrm{~d}) \end{gathered}$ |  | 3.0 | 2.3 | 1.2 | 1.2 | 1.3 | 1.04 | 0.65 | 0.71 | 0.31 |
| $\begin{gathered} \text { DXOR } \\ (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}) \\ \text { DXORP } \\ (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}) \end{gathered}$ |  | 19 | 14 | 7.0 | 7.0 | 1.5 | 1.2 | 0.75 | 0.79 | 0.34 |
| BKXOR | $\mathrm{n}=1$ | 89 | 67 | 34 | 34 | 110 | 87 | 81 | 36 | 16 |
| $\begin{gathered} \text { BKXORP } \\ (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}, \mathrm{n}) \end{gathered}$ | $n=96$ | 184 | 138 | 69 | 69 | 183 | 155 | 140 | 74 | 32 |
| WXNR <br> ( $\mathrm{s}, \mathrm{d}$ ) <br> WXNRP <br> ( $\mathrm{s}, \mathrm{d}$ ) |  | 2.4 | 1.8 | 0.9 | 0.9 | 1.0 | 0.80 | 0.50 | 0.40 | 0.17 |
| $\begin{aligned} & \text { WXNR } \\ & \text { (s1, s2, d) } \\ & \text { WXNRP } \\ & (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}) \end{aligned}$ |  | 9.5 | 7.1 | 3.6 | 3.6 | 1.2 | 0.96 | 0.60 | 0.47 | 0.20 |
| DXNR <br> ( $\mathrm{s}, \mathrm{d}$ ) <br> DXNRP <br> (s,d) |  | 3.0 | 2.3 | 1.2 | 1.2 | 1.3 | 1.04 | 0.65 | 0.71 | 0.31 |
| $\begin{gathered} \hline \text { DXNR } \\ (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}) \\ \text { DXNRP } \\ (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}) \end{gathered}$ |  | 24 | 18 | 9 | 9 | 1.5 | 1.2 | 0.75 | 0.79 | 0.34 |
| BKXNR | $\mathrm{n}=1$ | 89 | 67 | 34 | 34 | 110 | 87 | 82 | 36 | 16 |
| $\begin{gathered} \text { BKXNR } \\ (s 1, s 2, d, n) \end{gathered}$ | $n=96$ | 184 | 138 | 69 | 69 | 185 | 155 | 140 | 74 | 32 |
| ROR | $\mathrm{n}=1$ | 5.0 | 3.8 | 1.9 | 1.9 | 13 | 11 | 9.7 | 2.0 | 0.85 |
| $\begin{aligned} & \text { RORP } \\ & (\mathrm{d}, \mathrm{n}) \end{aligned}$ | $n=15$ | 5.0 | 3.8 | 1.9 | 1.9 | 13 | 11 | 9.7 | 2.0 | 0.85 |
| RCR | $\mathrm{n}=1$ | 4.0 | 3.0 | 1.5 | 1.5 | 15 | 12 | 12 | 1.6 | 0.68 |
| $\begin{aligned} & \text { RCRP } \\ & (\mathrm{d}, \mathrm{n}) \end{aligned}$ | $n=15$ | 4.0 | 3.0 | 1.5 | 1.5 | 15 | 13 | 12 | 1.6 | 0.68 |
| ROL | $\mathrm{n}=1$ | 5.0 | 3.8 | 1.9 | 1.9 | 13 | 11 | 10 | 2.0 | 0.85 |
| $\begin{aligned} & \text { ROLP } \\ & (\mathrm{d}, \mathrm{n}) \end{aligned}$ | $n=15$ | 5.0 | 3.8 | 1.9 | 1.9 | 13 | 11 | 10 | 2.0 | 0.85 |
| RCL | $\mathrm{n}=1$ | 4.0 | 3.0 | 1.5 | 1.5 | 15 | 13 | 12 | 1.6 | 0.68 |
| $\begin{aligned} & \text { RCLP } \\ & (\mathrm{d}, \mathrm{n}) \end{aligned}$ | $n=15$ | 4.0 | 3.0 | 1.5 | 1.5 | 16 | 13 | 12 | 1.6 | 0.68 |
| DROR | $\mathrm{n}=1$ | 9.8 | 7.4 | 3.7 | 3.7 | 15 | 12 | 12 | 3.9 | 1.7 |
| $\begin{gathered} \text { DRORP } \\ (\mathrm{d}, \mathrm{n}) \end{gathered}$ | $n=31$ | 10 | 7.8 | 3.9 | 3.9 | 15 | 13 | 12 | 4.0 | 1.7 |
| DRCR | $\mathrm{n}=1$ | 11 | 8.1 | 4.1 | 4.1 | 17 | 14 | 14 | 4.3 | 1.8 |
| $\begin{gathered} \text { DRCRP } \\ (\mathrm{d}, \mathrm{n}) \end{gathered}$ | $n=31$ | 11 | 8.3 | 4.2 | 4.2 | 18 | 16 | 15 | 4.3 | 1.9 |


| Instruction |  | Processing (Device) | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | QnA series CPU modules |  |  |  | System Q CPU modules |  |  |  |  |
|  |  |  | $\begin{aligned} & \text { Q2A } \\ & \text { Q2AS } \end{aligned}$ | Q3A | $\begin{aligned} & \text { Q4A } \\ & \text { QnASH } \end{aligned}$ | Q4AR | Q00J | Q00 | Q01 | Q2 | QnH |
| $\begin{gathered} \text { DROL } \\ (\mathrm{d}, \mathrm{n}) \\ \text { DROLP } \\ (\mathrm{d}, \mathrm{n}) \end{gathered}$ |  | $\mathrm{n}=1$ | 9.8 | 7.4 | 3.7 | 3.7 | 14 | 13 | 12 | 3.9 | 1.7 |
|  |  | $\mathrm{n}=31$ | 10 | 7.8 | 3.9 | 3.9 | 14 | 13 | 12 | 4.0 | 1.7 |
| $\begin{gathered} \text { DRCL } \\ (\mathrm{d}, \mathrm{n}) \\ \text { DRCLP } \\ (\mathrm{d}, \mathrm{n}) \end{gathered}$ |  | $\mathrm{n}=1$ | 11 | 8.1 | 4.1 | 4.1 | 18 | 15 | 14 | 4.3 | 1.8 |
|  |  | $n=31$ | 11 | 8.3 | 4.2 | 4.2 | 20 | 17 | 16 | 4.3 | 1.9 |
| $\begin{aligned} & \hline \text { SFR } \\ & (\mathrm{d}, \mathrm{n}) \\ & \text { SFRP } \\ & (\mathrm{d}, \mathrm{n}) \end{aligned}$ |  | $\mathrm{n}=1$ | 4.4 | 3.3 | 1.7 | 1.7 | 13 | 10 | 9.7 | 1.7 | 0.75 |
|  |  | $n=15$ | 5.0 | 3.8 | 1.9 | 1.9 | 13 | 11 | 9.5 | 2.0 | 0.85 |
| $\begin{aligned} & \hline \text { SFL } \\ & (d, n) \\ & \text { SFLP } \\ & (d, n) \end{aligned}$ |  | $\mathrm{n}=1$ | 4.4 | 3.3 | 1.7 | 1.7 | 12 | 10 | 9.5 | 1.7 | 0.75 |
|  |  | $n=15$ | 5.0 | 3.8 | 1.9 | 1.9 | 12 | 9.8 | 9.5 | 2.0 | 0.85 |
| $\begin{gathered} \hline \text { BSFLR } \\ (\mathrm{d}, \mathrm{n}) \\ \text { BSFLRP } \\ (\mathrm{d}, \mathrm{n}) \end{gathered}$ |  | $\mathrm{n}=1$ | 51 | 38 | 19 | 19 | 42 | 35 | 33 | 20 | 8.6 |
|  |  | $n=96$ | 60 | 45 | 23 | 23 | 69 | 58 | 54 | 24 | 10 |
| BSFL <br> (d, n) <br> BSFLP <br> (d, n) |  | $\mathrm{n}=1$ | 49 | 37 | 19 | 19 | 41 | 34 | 32 | 20 | 8.5 |
|  |  | $n=96$ | 58 | 44 | 22 | 22 | 63 | 53 | 50 | 23 | 10 |
| $\begin{gathered} \hline \text { DSFR } \\ (\mathrm{d}, \mathrm{n}) \\ \text { DSFRP } \\ (\mathrm{d}, \mathrm{n}) \end{gathered}$ |  | $\mathrm{n}=1$ | 3.6 | 2.6 | 1.3 | 1.3 | 19 | 16 | 15 | 1.3 | 0.58 |
|  |  | $n=96$ | 63 | 47 | 24 | 24 | 71 | 61 | 53 | 25 | 11 |
| $\begin{gathered} \text { DSFL } \\ (\mathrm{d}, \mathrm{n}) \\ \text { DSFLP } \\ (\mathrm{d}, \mathrm{n}) \end{gathered}$ |  | $\mathrm{n}=1$ | 3.6 | 2.6 | 1.3 | 1.3 | 19 | 16 | 15 | 1.3 | 0.58 |
|  |  | $n=96$ | 65 | 49 | 25 | 25 | 70 | 60 | 52 | 26 | 11 |
| $\begin{gathered} \hline \text { BSET } \\ (\mathrm{d}, \mathrm{n}) \\ \text { BSETP } \\ (\mathrm{d}, \mathrm{n}) \end{gathered}$ |  | $\mathrm{n}=1$ | 20 | 15 | 7.5 | 7.5 | 27 | 22 | 20 | 7.6 | 3.3 |
|  |  | $n=15$ | 20 | 15 | 7.5 | 7.5 | 27 | 22 | 20 | 7.6 | 3.3 |
| $\begin{gathered} \text { BRST } \\ (\mathrm{d}, \mathrm{n}) \\ \text { BRSTP } \\ (\mathrm{d}, \mathrm{n}) \end{gathered}$ |  | $\mathrm{n}=1$ | 20 | 15 | 7.5 | 7.5 | 27 | 22 | 21 | 7.6 | 3.3 |
|  |  | $n=15$ | 20 | 15 | 7.5 | 7.5 | 27 | 22 | 21 | 7.6 | 3.3 |
| $\begin{gathered} \text { TEST } \\ \text { (s1, s2, d) } \\ \text { TESTP } \\ (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}) \end{gathered}$ |  |  | 21 | 16 | 8.0 | 8.0 | 35 | 30 | 27 | 8.2 | 3.5 |
| $\begin{aligned} & \text { DTEST } \\ & \text { (s1, s2, d) } \\ & \text { DTESTP } \\ & \text { (s1, s2, d) } \end{aligned}$ |  |  | 24 | 18 | 9.0 | 9.0 | 37 | 31 | 28 | 9.2 | 3.9 |
| $\begin{gathered} \text { BKRST } \\ (\mathrm{s}, \mathrm{n}) \\ \text { BKRST } \\ (\mathrm{s}, \mathrm{n}) \end{gathered}$ |  | $\mathrm{n}=1$ | 45 | 34 | 17 | 17 | 49 | 41 | 38 | 18 | 7.8 |
|  |  | $n=96$ | 49 | 37 | 19 | 19 | 64 | 54 | 50 | 19 | 8.2 |
| $\begin{gathered} \text { SER } \\ (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}, \mathrm{n}) \\ \text { SERP } \\ (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}, \mathrm{n}) \end{gathered}$ | $n=1$ | match | 58 | 44 | 22 | 22 | 56 | 54 | 42 | 22 | 9.6 |
|  |  | no match | 57 | 43 | 21 | 21 | 56 | 54 | 42 | 21 | 8.9 |
|  | $n=96$ | match | 293 | 220 | 110 | 110 | 280 | 240 | 220 | 115 | 49 |
|  | $n=96$ | no match | 340 | 256 | 128 | 128 | 280 | 240 | 220 | 133 | 57 |
| $\begin{gathered} \text { DSER } \\ (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}, \mathrm{n}) \\ \text { DSERP } \\ (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}, \mathrm{n}) \end{gathered}$ | $\mathrm{n}=1$ | match | 61 | 46 | 23 | 23 | 71 | 67 | 53 | 23 | 9.9 |
|  | $n=1$ | no match | 58 | 44 | 22 | 22 | 71 | 67 | 54 | 23 | 9.7 |
|  | n-96 | match | 354 | 266 | 133 | 133 | 495 | 415 | 375 | 142 | 61 |
|  | $n=96$ | no match | 354 | 266 | 133 | 133 | 500 | 415 | 375 | 132 | 57 |
| SUM SUMP |  | $\mathrm{s}=0$ | 9 | 7.4 |  |  | 32 | 26 | 25 | 30 | 17 |
|  |  | $\mathrm{s}=\mathrm{FFFF}_{\mathrm{H}}$ | 9.8 | 7.4 | 3.7 | 3.7 | 27 | 22 | 21 | 3.9 | 1.7 |
| DSUM DSUMP |  | $\mathrm{s}=0$ | 12 | 9.0 | 4.5 | 4.5 | 54 | 44 | 42 | 4.7 | 2.0 |
|  |  | $\mathrm{s}=$ FFFFFFFF $_{\mathrm{H}}$ | 31 | 23 | 12 | 12 | 54 | 44 | 42 | 12 | 5.0 |


| Instruction | Processing (Device) |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | QnA series CPU modules |  |  |  | System Q CPU modules |  |  |  |  |
|  |  |  | $\begin{gathered} \text { Q2A } \\ \text { O2AS } \end{gathered}$ | Q3A | $\begin{gathered} \text { Q4A } \\ \text { QnASH } \end{gathered}$ | Q4AR | Q00J | Q00 | Q01 | Q2 | QnH |
| $\begin{aligned} & \text { DECO } \\ & (s, d, n) \\ & \text { DECOP } \\ & (s, d, n) \end{aligned}$ | $\mathrm{n}=2$ |  | 48 | 36 | 18 | 18 | 60 | 50 | 46 | 20 | 8.6 |
|  | $\mathrm{n}=8$ |  | 62 | 47 | 24 | 24 | 80 | 65 | 61 | 27 | 12 |
| $\begin{aligned} & \text { ENCO } \\ & (\mathrm{s}, \mathrm{~d}, \mathrm{n}) \\ & \text { ENCOP } \\ & (\mathrm{s}, \mathrm{~d}, \mathrm{n}) \end{aligned}$ | $\mathrm{n}=2$ | M1 = ON | 52 | 39 | 20 | 20 | 66 | 55 | 51 | 21 | 9.1 |
|  |  | M4 = ON | 52 | 39 | 20 | 20 | 66 | 54 | 51 | 21 | 9.1 |
|  | $n=8$ | M1 = ON | 65 | 49 | 25 | 25 | 90 | 76 | 71 | 28 | 12 |
|  |  | M256 = ON | 65 | 49 | 25 | 25 | 76 | 74 | 71 | 26 | 11 |
| $\begin{aligned} & \hline \text { SEG } \\ & \text { SEGP } \end{aligned}$ |  |  | 3.2 | 2.4 | 1.2 | 1.2 | 8.0 | 6.8 | 6.1 | 1.3 | 0.54 |
| DIS | $\mathrm{n}=1$ |  | 46 | 34 | 17 | 17 | 47 | 39 | 36 | 18 | 7.7 |
| $\begin{gathered} \text { DISP } \\ (\mathrm{s}, \mathrm{~d}, \mathrm{n}) \end{gathered}$ | $\mathrm{n}=4$ |  | 51 | 38 | 19 | 19 | 53 | 43 | 40 | 19 | 8.3 |
| UNI | $n=1$$n=4$ |  | 53 | 40 | 20 | 20 | 54 | 44 | 41 | 21 | 8.9 |
| $\begin{aligned} & \text { UNIP } \\ & (\mathrm{s}, \mathrm{~d}, \mathrm{n}) \end{aligned}$ |  |  | 57 | 43 | 22 | 22 | 60 | 49 | 46 | 23 | 9.7 |
| $\begin{gathered} \text { NDIS } \\ (\mathrm{s} 1, \mathrm{~d}, \mathrm{~s}) \\ \text { NDISP } \\ (\mathrm{s} 1, \mathrm{~d}, \mathrm{~s} 2) \end{gathered}$ |  |  | 104 | 78 | 39 | 39 | 92 | 76 | 38 | 41 | 18 |
| $\begin{gathered} \text { NUNI } \\ (\mathrm{s} 1, \mathrm{~d}, \mathrm{~s} 2) \\ \text { NUNIP } \\ (\mathrm{s} 1, \mathrm{~d}, \mathrm{~s} 2) \end{gathered}$ |  |  | 105 | 79 | 40 | 40 | 47 | 39 | 36 | 42 | 18 |
| WTOB | $\mathrm{n}=1$ |  | 125 | 94 | 47 | 47 | 56 | 46 | 42 | 47 | 20 |
| $\begin{aligned} & \text { WTOBP } \\ & (\mathrm{s}, \mathrm{~d}, \mathrm{n}) \end{aligned}$ | $n=96$ |  | 257 | 193 | 97 | 97 | 190 | 155 | 145 | 99 | 43 |
| BTOW | $n=1$$n=96$ |  | 121 | 91 | 46 | 46 | 56 | 46 | 42 | 45 | 19 |
| $\begin{aligned} & \text { BTOWP } \\ & (\mathrm{s}, \mathrm{~d}, \mathrm{n}) \\ & \hline \end{aligned}$ |  |  | 233 | 175 | 88 | 88 | 190 | 155 | 145 | 89 | 38 |
| $\overline{M A X}$ | $n=1$$n=96$ |  | 43 | 32 | 16 | 16 | 48 | 40 | 36 | 17 | 7.1 |
| $\begin{gathered} \operatorname{MAXP} \\ (\mathrm{s}, \mathrm{~d}, \mathrm{n}) \end{gathered}$ |  |  | 318 | 239 | 120 | 120 | 300 | 240 | 235 | 136 | 59 |
| MIN | $n=1$$n=96$ |  | 43 | 32 | 16 | 16 | 48 | 40 | 36 | 17 | 7.1 |
| $\begin{aligned} & \text { MINP } \\ & (\mathrm{s}, \mathrm{~d}, \mathrm{n}) \end{aligned}$ |  |  | 436 | 326 | 163 | 163 | 300 | 240 | 235 | 159 | 69 |
| DMAX | $n=1$$n=96$ |  | 71 | 53 | 27 | 27 | 52 | 43 | 39 | 27 | 12 |
| $\begin{aligned} & \text { DMAXP } \\ & (\mathrm{s}, \mathrm{~d}, \mathrm{n}) \end{aligned}$ |  |  | 427 | 321 | 161 | 161 | 600 | 490 | 460 | 181 | 78 |
| DMIN | $n=1$$n=96$ |  | 71 | 53 | 27 | 27 | 52 | 43 | 39 | 27 | 12 |
| DMINP <br> (s, d, n) |  |  | 268 | 201 | 101 | 101 | 585 | 475 | 445 | 112 | 48 |
| $\begin{gathered} \text { SORT } \\ (\mathrm{s} 1, \mathrm{n}, \mathrm{~s} 2, \mathrm{~d} 1, \\ \mathrm{d} 2) \end{gathered}$ | $\mathrm{n}=1$ |  | 43 | 32 | 16 | 16 | 66 | 55 | 50 | 16 | 7.1 |
|  |  |  | 40* | 30* | 15* | 15* | 105 | 86 | 80 | 14 | 6.2 |
| $\begin{gathered} \hline \text { DSORT } \\ (\mathrm{s} 1, \mathrm{n}, \mathrm{~s} 2, \mathrm{~d} 1, \\ \mathrm{d} 2) \end{gathered}$ | $\mathrm{n}=1$ |  | 44 | 33 | 17 | 17 | 98 | 57 | 52 | 17 | 7.1 |
|  | $n=96$ |  | $43^{*}$ | $32^{*}$ | $16^{*}$ | $16 *$ | 115 | 96 | 88 | 16 | 6.8 |
| * Indicates extension of scan time when instruction is completed |  |  |  |  |  |  |  |  |  |  |  |
| WSUM <br> ( $\mathrm{s}, \mathrm{d}, \mathrm{n}$ ) <br> WSUMP <br> ( $\mathrm{s}, \mathrm{d}, \mathrm{n}$ ) | $\mathrm{n}=1$ |  | 41.5 | 31.1 | 15.6 | 15.6 | 52 | 43 | 40 | 16.4 | 7.1 |
|  | $n=96$ |  | 173.2 | 129.9 | 65 | 65 | 175 | 140 | 135 | 68.4 | 29.5 |
| $\begin{gathered} \hline \text { DWSUM } \\ (s, d, n) \\ \text { DWSUMP } \\ (s, d, n) \\ \hline \end{gathered}$ | $\mathrm{n}=1$ |  | 47.9 | 35.9 | 18 | 18 | 61 | 51 | 46 | 18.9 | 8.2 |
|  | $n=96$ |  | 330 | 247.5 | 123.8 | 123.8 | 515 | 420 | 395 | 130.4 | 56.1 |
| FOR | $\mathrm{n}=0$ |  | 5.2 | 3.9 | 2.0 | 2.0 | 11 | 8.9 | 8.1 | 2.3 | 1.0 |
| NEXT |  |  | 8.0 | 6.0 | 3.0 | 3.0 | 8.8 | 7.3 | 6.8 | 3.3 | 1.4 |


| Instruction | Processing (Device) |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | QnA series CPU modules |  |  |  | System Q CPU modules |  |  |  |  |
|  |  |  | $\begin{aligned} & \text { Q2A } \\ & \text { Q2AS } \end{aligned}$ | Q3A | $\begin{aligned} & \text { Q4A } \\ & \text { QnASH } \end{aligned}$ | Q4AR | Q00J | Q00 | Q01 | Q2 | QnH |
| $\begin{aligned} & \hline \text { BREAK } \\ & \text { BREAKP } \end{aligned}$ |  |  | 26 | 19 | 9.5 | 9.5 | 37 | 30 | 28 | 11 | 4.6 |
| CALL (pn) CALLP (pn) | internal file pointer |  | 5.1 | 3.8 | 1.9 | 1.9 | 17 | 14 | 13 | 2.1 | 0.88 |
|  | common file pointer |  | 85 | 64 | 32 | 32 |  |  |  | 33 | 14 |
| $\begin{gathered} \text { CALL } \\ \text { (pn s1 bis s5) } \\ \text { CALLP } \\ \text { (pn s1 bis } 55 \text { ) } \end{gathered}$ |  |  | 348 | 261 | 131 | 131 | 245 | 200 | 190 | 135 | 58 |
| RET | Return to origin program |  | 7.5 | 5.6 | 2.8 | 2.8 | 16 | 13 | 12 | 2.9 | 1.3 |
|  | Retrurn to other program |  | 51 | 38 | 19 | 19 | - | - | - | 20 | 8.5 |
| FCALL (pn) FCALLP (pn) | internal file pointer |  | 8.8 | 6.6 | 3.3 | 3.3 | 29 | 24 | 22 | 3.6 | 1.6 |
|  | Common file pointer |  | 48 | 36 | 18 | 18 |  |  |  | 20 | 8.7 |
| FCALL (pn S1 bis S5) FCALLP (pn S1 bis S5) |  |  | 388 | 254 | 127 | 127 | 250 | 205 | 190 | 134 | 57 |
| ECALL (pn) ECALLP (pn) |  |  | 187 | 140 | 70 | 70 | - | - | - | 77 | 33 |
| ECALL (pn S1 bis 85 ) ECALLP (pn S1 bis 85 ) |  |  | 515 | 387 | 144 | 144 | - | - | - | 162 | 70 |
| EFCALL (pn) EFCALLP (pn) |  |  | 188 | 141 | 71 | 71 | - | - | - | 78 | 34 |
| EFCALL (pn S1 bis S5) EFCALLP (pn S1 bis S5) |  |  | 516 | 388 | 194 | 194 | - | - | - | 200 | 86 |
| COM |  |  | 137 | 103 | 52 | 52 | 110 | 77 | 72 | 55 | 16 |
| IX |  |  | 31 | 23 | 12 | 12 | 65 | 54 | 51 | 12 | 5.2 |
| IXEND |  |  | 12 | 8.9 | 4.5 | 4.5 | 30 | 26 | 25 | 4.7 | 2.0 |
| IXDEV | number of contacts: 1 |  | 127 | 95 | 46 | 46 | 145 | 120 | 110 | 48 | 21 |
|  | number of contacts: 14 |  | 238 | 179 | 85 | 85 | 770 | 630 | 585 | 93 | 40 |
| IXSET | number of contacts: 1 |  | 127 | 95 | 46 | 46 | 145 | 120 | 110 | 48 | 21 |
|  | number of contacts: 14 |  | 238 | 179 | 85 | 85 | 770 | 630 | 585 | 93 | 40 |
| FIFW | number of data points: 1 |  | 27 | 20 | 10 | 10 | 36 | 32 | 28 | 11 | 4.5 |
| FIFWP | number of data points: 96 |  |  |  |  |  |  |  |  |  |  |
| FIFR | number of data points: 1 |  | 34 | 25 | 13 | 13 | 45 | 41 | 36 | 13 | 5.6 |
| FIFRP | number of data points: 96 |  | 79 | 59 | 30 | 30 | 93 | 82 | 70 | 32 | 14 |
| $\begin{aligned} & \text { FPOP } \\ & \text { FPOPP } \end{aligned}$ | number of data points: 1 |  | 46 | 34 | 17 | 17 | 40 | 37 | 32 | 16 | 7.0 |
| FINS | number of data points: 1 |  | 48 | 36 | 18 | 18 | 53 | 44 | 38 | 20 | 8.4 |
| FINSP | number of data points: 96 |  | 96 | 72 | 36 | 36 | 100 | 89 | 76 | 36 | 15 |
| FDEL | number of data points: 1 |  | 47 | 35 | 18 | 18 | 60 | 50 | 43 | 19 | 7.5 |
| FDELP | number of data points: 96 |  | 97 | 73 | 37 | 37 | 110 | 95 | 82 | 39 | 15 |
| PR | SM701 ON | 1 character | 83 | 62 | 31 | 31 | - | - | - | 33 | 11 |
|  | SMOT | 32 character | 123 | 92 | 46 | 46 |  |  |  | 48 | 18 |
|  | SM701 OFF |  | 54 | 40 | 20 | 20 |  |  |  | 21 | 7.8 |
| PRC |  |  | 400 | 301 | 151 | 151 | - | - | - | 181 | 16 |
| LED | displayed |  | 223 | 167 | 84 | 84 | - | - | - | - | - |
|  | display completed |  | 79 | 59 | 30 | 30 |  |  |  |  |  |
| LEDC | displayed |  | 559 | 420 | 210 | 210 | - | - | - | - | - |


| Instruction | Processing (Device) |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | QnA series CPU modules |  |  |  | System Q CPU modules |  |  |  |  |
|  |  |  | $\begin{aligned} & \text { Q2A } \\ & \text { Q2AS } \end{aligned}$ | Q3A | $\begin{aligned} & \text { Q4A } \\ & \text { QnASH } \end{aligned}$ | Q4AR | Q00J | Q00 | Q01 | Q2 | QnH |
| LEDR | no display $\rightarrow$ no display |  | 18 | 13 | 6.5 | 6.5 | - | - | - | 0.40 | 0.17 |
|  | Execute LED instruction $\rightarrow$ no display |  | 205 | 154 | 77 | 77 |  |  |  | 103 | 44 |
| CHKST |  |  | 15 | 11 | 5.5 | 5.5 | - | - | - | 5.8 | 2.5 |
| CHK <br> (Fehlerkontrolle) | 1 input contact | no error at contact 1 | 61 | 46 | 23 | 23 | - | - | - | 24 | 10 |
|  | 150 input contacts | no error at contact 150 | 4232 | 3182 | 1591 | 1591 |  |  |  | 1676 | 721 |
|  |  | no error at contact 1 | 224 | 168 | 84 | 84 |  |  |  | 88 | 38 |
| CHKCIR | 10 failure check circuits |  | 15 | 11 | 5.5 | 5.5 | - | - | - | 5.8 | 2.5 |
| SLT | all internal devices |  | 2399 | 1804 | 902 | 902 | - | - | - | - | - |
|  | file registers 8 kByte |  | 7254 | 5454 | 2727 | 2727 |  |  |  |  |  |
|  | completio | nstruction | 15 | 11 | 5.5 | 5.5 |  |  |  |  |  |
| SLTR |  |  | 1.1 | 0.8 | 0.4 | 0.4 | - | - | - | - | - |
| STRA | Start |  | 47 | 35 | 18 | 18 | - | - | - | - | - |
|  | completion of STRA instruction |  | 15 | 11 | 5.5 | 5.5 |  |  |  |  |  |
| STRAR |  |  | 1.1 | 0.8 | 0.4 | 0.4 | - | - | - | - | - |
| PTRA |  |  | 15 | 11 | 5.5 | 5.5 | - | - | - | - | - |
| PTRAR |  |  | 15 | 11 | 5.5 | 5.5 | - | - | - | - | - |
| PTRAEXE <br> PTRAEXEP | instruction execution |  | 1.6 | 1.2 | 0.6 | 0.6 | - | - | - | - | - |
|  | program trace |  | 169 | 127 | 64 | 64 |  |  |  |  |  |
| BINDA BINDAP | $\mathrm{s}=1$ |  | 40 | 30 | 15 | 5 | - | - | - | 15 | 6.7 |
|  | $s=-32768$ |  | 60 | 45 | 23 | 23 |  |  |  | 24 | 10 |
| DBINDA DBINDAP | S = 1 |  | 63 | 47 | 44 | 44 | - | - | - | 43 | 18 |
|  | $s=-2147483648$ |  | 217 | 163 | 82 | 82 |  |  |  | 86 | 37 |
| BINHA BINHAP | $s=1$ |  | 46 | 34 | 17 | 17 | - | - | - | 18 | 7.7 |
|  | $s=\text { FFFF }_{H}$ |  | 48 | 36 | 18 | 18 |  |  |  | 19 | 8. 2 |
| DBINHA DBINHAP | $\mathrm{s}=1$ |  | 59 | 44 | 22 | 22 | - | - | - | 23 | 10 |
|  | $s=$ FFFFFFFF $_{\mathrm{H}}$ |  | 62 | 46 | 23 | 23 |  |  |  | 24 | 10 |
| $\begin{gathered} \text { BCDDA } \\ \text { BCDDAP } \end{gathered}$ | $\mathrm{s}=1$ |  | 58 | 43 | 22 | 22 | - | - | - | 23 | 9.8 |
|  | $\mathrm{s}=9999$ |  | 54 | 40 | 20 | 20 |  |  |  | 21 | 8.9 |
| $\begin{gathered} \text { DBCDDA } \\ \text { DBCDDAP } \\ \hline \end{gathered}$ | $\mathrm{s}=1$ |  | 61 | 46 | 23 | 23 | - | - | - | 22 | 9.5 |
|  | $\mathrm{s}=99999999$ |  | 75 | 56 | 28 | 28 |  |  |  | 29 | 13 |
| DABIN DABINP | $\mathrm{s}=1$ |  | 133 | 100 | 50 | 50 | - | - | - | 57 | 25 |
|  | $s=-32768$ |  | 145 | 109 | 55 | 55 |  |  |  | 58 | 28 |
| DDABIN DDABINP | $\mathrm{s}=1$ |  | 241 | 181 | 91 | 91 | - | - | - | 92 | 40 |
|  | $s=-2147483648$ |  | 268 | 201 | 101 | 101 |  |  |  | 106 | 46 |
| HABIN HABINP | $\mathrm{s}=1$ |  | 32 | 24 | 12 | 12 | - | - | - | 13 | 5.8 |
|  | $\mathrm{s}=\mathrm{FFFF}_{\mathrm{H}}$ |  | 38 | 28 | 14 | 14 |  |  |  | 15 | 6.4 |
| DHABIN <br> DHABINP | $\mathrm{s}=1$ |  | 54 | 40 | 20 | 20 | - | - | - | 22 | 9.5 <br> 11 |
|  | $s=$ FFFFFFFF $_{\mathrm{H}}$ |  | 63 | 47 | 24 | 24 |  |  |  | 25 |  |
| $\begin{aligned} & \text { DABCD } \\ & \text { DABCDP } \end{aligned}$ | $\mathrm{s}=1$ |  | 36 | 27 | 14 | 14 | - | - | - | 16 | 6.9 |
|  | $\mathrm{s}=9999$ |  | 42 | 31 | 16 | 16 |  |  |  | 17 | 7.2 |
| $\begin{aligned} & \text { DDABCD } \\ & \text { DDABCDP } \end{aligned}$ | $\mathrm{s}=1$ |  | 63 | 47 | 24 | 24 | - | - | - | 25 | 11 |
|  | $\mathrm{s}=99999999$ |  | 75 | 56 | 28 | 28 |  |  |  | 29 | 13 |
| COMRD COMRDP |  |  | 36 | 27 | 14 | 14 | - | - | - | 40 | 16 |
| $\begin{aligned} & \text { LEN } \\ & \text { LENP } \end{aligned}$ | 1 character |  | 48 | 36 | 18 | 18 | - | - | - | 18 | 8.0 |
|  | 96 characters |  | 229 | 172 | 86 | 86 |  |  |  | 86 | 37 |
| $\begin{aligned} & \hline \text { STR } \\ & \text { STRP } \end{aligned}$ |  |  | 132 | 99 | 50 | 50 | - | - | - | 53 | 23 |
| $\begin{aligned} & \hline \text { DSTR } \\ & \text { DSTRP } \end{aligned}$ |  |  | 285 | 214 | 107 | 107 | - | - | - | 123 | 53 |
| VAL VALP |  |  | 258 | 194 | 97 | 97 | - | - | - | 95 | 41 |
| DVAL DVALP |  |  | 402 | 302 | 151 | 151 | - | - | - | 166 | 72 |



| Instruction | Processing (Device) | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | QnA series CPU modules |  |  |  | System Q CPU modules |  |  |  |  |
|  |  | $\begin{aligned} & \text { Q2A } \\ & \text { Q2AS } \end{aligned}$ | Q3A | $\begin{aligned} & \text { Q4A } \\ & \text { QnASH } \end{aligned}$ | Q4AR | Q00J | Q00 | Q01 | Q2 | QnH |
| $\begin{aligned} & \hline \text { SRND } \\ & \text { SRNDP } \end{aligned}$ |  | 8.8 | 6.6 | 3.3 | 3.3 | - | - | - | 3.5 | 1.5 |
| $\begin{gathered} \text { BSQR } \\ \text { BSQRP } \end{gathered}$ | $s=0$ | 16 | 12 | 6.0 | 6.0 | - | - | - | 6.2 | 2.7 |
|  | $\mathrm{s}=9999$ | 97 | 73 | 37 | 37 |  |  |  | 38 | 16 |
| $\begin{gathered} \text { BDSQR } \\ \text { BDSQRP } \end{gathered}$ | $\mathrm{s}=0$ | 17 | 13 | 6.5 | 6.5 | - | - | - | 6.2 | 2.7 |
|  | $\mathrm{s}=99999999$ | 88 | 66 | 33 | 33 |  |  |  | 38 | 16 |
| $\begin{aligned} & \hline \text { BSIN } \\ & \text { BSINP } \end{aligned}$ |  | 30 | 22 | 11 | 11 | - | - | - | 12 | 5.1 |
| $\begin{aligned} & \hline \text { BCOS } \\ & \text { BCOSP } \end{aligned}$ |  | 32 | 24 | 12 | 12 | - | - | - | 12 | 5.2 |
| $\begin{aligned} & \hline \text { BTAN } \\ & \text { BTANP } \end{aligned}$ |  | 30 | 22 | 11 | 11 | - | - | - | 12 | 5.2 |
| $\begin{aligned} & \text { BASIN } \\ & \text { BASINP } \end{aligned}$ |  | 52 | 39 | 20 | 20 | - | - | - | 20 | 8.7 |
| $\begin{aligned} & \text { BACOS } \\ & \text { BACOSP } \end{aligned}$ |  | 53 | 40 | 20 | 20 | - | - | - | 21 | 9.0 |
| BATAN BATANP |  | 56 | 42 | 21 | 21 | - | - | - | 22 | 9.6 |
| LIMIT LIMITP |  | 24 | 18 | 9.0 | 9.0 | 34 | 28 | 26 | 10 | 4.3 |
| DLIMIT DLIMITP |  | 28 | 21 | 11 | 11 | 41 | 34 | 30 | 11 | 4.7 |
| $\begin{aligned} & \hline \text { BAND } \\ & \text { BANDP } \end{aligned}$ |  | 24 | 18 | 9.0 | 9.0 | 33 | 28 | 25 | 9.8 | 4.2 |
| $\begin{aligned} & \hline \text { DBAND } \\ & \text { DBANDP } \end{aligned}$ |  | 28 | 21 | 11 | 11 | 40 | 34 | 30 | 11 | 4.9 |
| $\begin{aligned} & \hline \text { ZONE } \\ & \text { ZONEP } \end{aligned}$ |  | 24 | 18 | 9.0 | 9.0 | 31 | 25 | 24 | 9.1 | 3.9 |
| DZONE DZONEP |  | 28 | 21 | 11 | 11 | 37 | 29 | 28 | 11 | 4.6 |
| $\begin{aligned} & \text { RSET } \\ & \text { RSETP } \end{aligned}$ |  | 19 | 14 | 7.0 | 7.0 | - | 18 | 16 | 6.8 | 2.9 |
| $\begin{aligned} & \hline \text { QDRSET } \\ & \text { QDRSETP } \end{aligned}$ |  | 322 | 242 | 121 | 121 | - | - | - | 205 | 88 |
| $\begin{aligned} & \hline \text { QCDSET } \\ & \text { QCDSETP } \end{aligned}$ |  | 218 | 164 | 82 | 82 | - | - | - | 147 | 63 |
| DATERD DATERDP |  | 36 | 27 | 14 | 14 | 30 | 25 | 23 | 13 | 5.5 |
| DATEWR DATEWRP |  | 42 | 31 | 16 | 16 | 69 | 57 | 54 | 15 | 6.4 |
| $\begin{gathered} \text { DATE }+ \\ \text { DATE }+\mathrm{P} \end{gathered}$ | no digit increase | 60 | 45 | 23 | 23 | 47 | 39 | 36 | 13 | 5.4 |
|  | digit increase | 60 | 45 | 23 | 23 | 50 | 42 | 38 | 13 | 5.4 |
| DATE-DATE-P | no digit increase | 59 | 44 | 22 | 22 | 47 | 40 | 36 | 12 | 5.2 |
|  | digit increase | 60 | 45 | 23 | 23 | 50 | 42 | 38 | 12 | 5.2 |
| $\begin{aligned} & \text { SECOND } \\ & \text { SECONDP } \end{aligned}$ |  | 27 | 20 | 10 | 10 | 28 | 24 | 22 | 10 | 4.5 |
| $\begin{aligned} & \text { HOUR } \\ & \text { HOURP } \end{aligned}$ |  | 31 | 23 | 12 | 12 | 38 | 32 | 29 | 12 | 5.2 |
| MSG | 1 character | 7.2 | 5.4 | 2.7 | 2.7 | - | - | - | 3.0 | 1.3 |
|  | 32 characters | 7.4 | 5.6 | 2.8 | 2.8 |  |  |  |  |  |
| PKEY | initial time | 51 | 38 | 19 | 19 | - | - | - | 20 | 8.6 |
|  | no acceptance | 48 | 36 | 18 | 18 |  |  |  | 19 | 8.2 |
| $\begin{aligned} & \text { PSTOP } \\ & \text { PSTOPP } \end{aligned}$ |  | 122 | 92 | 46 | 46 | - | - | - | 79 | 34 |
| $\begin{aligned} & \hline \text { POFF } \\ & \text { POFFP } \end{aligned}$ |  | 120 | 90 | 45 | 45 | - | - | - | 79 | 34 |
| PSCAN PSCANP |  | 122 | 92 | 46 | 46 | - | - | - | 75 | 32 |



| Instruction | Processing (Device) |  |  | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | QnA series CPU modules |  |  |  | System Q CPU modules |  |  |  |  |
|  |  |  |  | $\begin{aligned} & \text { Q2A } \\ & \text { Q2AS } \end{aligned}$ | Q3A | $\begin{aligned} & \text { Q4A } \\ & \text { QnASH } \end{aligned}$ | Q4AR | Q00J | Q00 | Q01 | Q2 | QnH |
| COM ${ }^{1}$ | With automatic refresh of CPU shared memory | Refresh range $=2 \mathrm{k}$ words ( 0.5 k words for each CPU) |  | - | - | - | - | - | - | - | 720 | 660 |
|  |  | Refresh ra (1 k Wor | $\begin{aligned} & =4 \mathrm{k} \text { words } \\ & \text { jede CPU } \end{aligned}$ |  |  |  |  |  |  |  | 860 | 730 |
|  | Without automatic refresh of CPU shared memory |  |  |  |  |  |  |  |  |  | 43 | 20 |
| FROM ${ }^{1}$ | Read from shared memory of another CPU | n3 $=0$ |  | - | - | - | - | - | - | - | 59 | 29 |
|  |  |  |  |  |  |  |  |  |  |  | 530 | 500 |
|  | Read from buffer memory of an special function module ${ }^{2}$ | n3 $=1$ | main base unit |  |  |  |  |  |  |  | 51 | 24 |
|  |  |  | extension base unit |  |  |  |  |  |  |  | 54 | 27 |
|  |  | $n 3=1000$ | main base unit |  |  |  |  |  |  |  | 540 | 480 |
|  |  |  | extension base unit |  |  |  |  |  |  |  | 1100 | 1050 |
| S.TO | s2 $=1$ |  |  | - | - | - | - | - | - | - | 74 | 33 |
|  | s2 $=256$ |  |  |  |  |  |  |  |  |  | 126 | 54 |

${ }^{1}$ When the instruction is executed from several CPUs of a multi-CPU simultaneously, the processing time will be increased. The following formula is used to calculate the instruction processing time increase.
For a system which consists of a base unit only:
Instruction processing time increase $[\mu \mathrm{s}]=0,54 \times$ (number od points processed) $x$ (number of CPU modules)
For a system which consists of a base unit only and extension base units:
Instruction processing time increase [ $\mu \mathrm{s}$ ] = 1,30 x (number od points processed) x (number of CPU modules)
${ }^{2}$ The instruction processing time for special function modules under control of the CPU which is executing the instruction is identical to the instruction processing time for special function modules under control of another CPU of the multi-CPU system

| Instruction | Processing (Device) | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | QnA series CPU module |  |  |  | System Q CPU module |  |  |  |  |
|  |  | Q2A | Q3A | $\begin{gathered} \text { Q4A } \\ \text { QnASH } \end{gathered}$ | Q4AR | Q00J | Q00 | Q01 | Q2 | QnH |
| $\begin{gathered} \text { FROM } \\ (\mathrm{n} 1, \mathrm{n} 2, \mathrm{~d}, \mathrm{n} 3) \\ \text { FROMP } \\ (\mathrm{n} 1, \mathrm{n} 2, \mathrm{~d}, \mathrm{n} 3) \end{gathered}$ | $n 3=1$ | $253{ }^{1}$ | $217^{1}$ | $160^{1}$ | $160^{1}$ | - | - | - | - | - |
|  |  | $252^{2}$ | $210^{2}$ | $154{ }^{2}$ | $154^{2}$ | - | - | - | - | - |
|  |  | - | - | - | - | $125^{3}$ | $105^{3}$ | $93^{3}$ | $47^{4}$ | $22^{4}$ |
|  | $n 3=1000$ | $4514^{1}$ | $4286^{1}$ | $4150{ }^{1}$ | $4150^{1}$ | - | - | - | - | - |
|  |  | $2855^{2}$ | $2127^{2}$ | $2038{ }^{2}$ | $2038{ }^{2}$ | - | - | - | - | - |
|  |  | - | - | - | - | $740^{3}$ | $695^{3}$ | $685^{3}$ | $476{ }^{4}$ | $437{ }^{4}$ |
| $\begin{gathered} \text { DFRO } \\ (\mathrm{n} 1, \mathrm{n} 2, \mathrm{~d}, \mathrm{n} 3) \\ \text { DFROP } \\ (\mathrm{n} 1, \mathrm{n} 2, \mathrm{~d}, \mathrm{n} 3) \end{gathered}$ | $n 3=1$ | $260^{1}$ | $221{ }^{1}$ | $165^{1}$ | $165^{1}$ | - | - | - | - | - |
|  |  | $257^{2}$ | $214^{2}$ | $156^{2}$ | $156^{2}$ | - | - | - | - | - |
|  |  | - | - | - | - | $130^{3}$ | $110^{3}$ | $100^{3}$ | $51^{4}$ | $24^{4}$ |
|  | $n 3=500$ | $4543{ }^{1}$ | $4271{ }^{1}$ | $4082^{1}$ | $4082^{1}$ | - | - | - | - | - |
|  |  | $2883{ }^{2}$ | $2129^{2}$ | $2064{ }^{2}$ | $2064{ }^{2}$ | - | - | - | - | - |
|  |  | - | - | - | - | $745^{3}$ | $695^{3}$ | $675^{3}$ | $478{ }^{4}$ | $437^{4}$ |
| $\begin{gathered} \text { TO } \\ (n 1, n 2, d, n 3) \\ \text { TOP } \\ (n 1, n 2, d, n 3) \end{gathered}$ | $n 3=1$ | $276{ }^{1}$ | $217^{1}$ | $162^{1}$ | $162^{1}$ | - | - | - | - | - |
|  |  | $254{ }^{2}$ | $211^{2}$ | $154^{2}$ | $154^{2}$ | - | - | - | - | - |
|  |  | - | - | - | - | $120^{3}$ | $105^{3}$ | $92^{3}$ | $48^{4}$ | $20^{4}$ |
|  | $n 3=1000$ | $4500^{1}$ | $4319^{1}$ | $4188^{1}$ | $4188{ }^{1}$ | - | - | - | - | - |
|  |  | $2878{ }^{2}$ | $2155^{2}$ | $2043^{2}$ | $2043{ }^{2}$ | - | - | - | - | - |
|  |  | - | - | - | - | $735^{3}$ | $680^{3}$ | $645^{3}$ | $479^{4}$ | $412^{4}$ |
| $\begin{gathered} \text { DTO } \\ (n 1, n 2, d, n 3) \\ \text { DTOP } \\ (n 1, n 2, d, n 3) \end{gathered}$ | $n 3=1$ | $260^{1}$ | $221^{1}$ | $165^{1}$ | $165^{1}$ | - | - | - | - | - |
|  |  | $257^{2}$ | $216^{2}$ | $157^{2}$ | $157^{2}$ | - | - | - | - | - |
|  |  | - | - | - | - | $130^{3}$ | $110^{3}$ | $99^{3}$ | $50^{4}$ | $23^{4}$ |
|  | $n 3=500$ | $4471{ }^{1}$ | $4315^{1}$ | $4198{ }^{1}$ | $4198{ }^{1}$ | - | - | - | - | - |
|  |  | $2819^{2}$ | $2172^{2}$ | $2062^{2}$ | $2062^{2}$ | - | - | - | - | - |
|  |  | - | - | - | - | $740^{3}$ | $680^{3}$ | $640^{3}$ | $457{ }^{4}$ | $416^{4}$ |

[^130]
## A.2.2 Processing times of the A series CPUs

The processing time of an instruction depends on the applied processing mode for the input and output signals:

- Direct I/O control mode $=\bigcirc$
- Refresh I/O control mode = $\varnothing$



| Instruction | Processing (Devices) | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \mathrm{A} \\ & \bigcirc \bigcirc \end{aligned}$ | AnN, AnS |  |  | A2A, A2AS <br> O | $\begin{aligned} & \text { A3A } \\ & O \end{aligned}$ |
|  |  |  | O | $\bigcirc$ |  |  |  |
|  |  |  |  | noX, Y | with X, Y |  |  |
| AND>= |  | 94 | 61 | 61 | 81 | 2.6 | 2.0 |
| OR>= |  | 100 | 69 | 68 | 86 | 2.8 | 2.1 |
| LDD= |  | 238 | 133 | 134 | 119 | 10 | 7.7 |
| ANDD= |  | 231 | 124 | 125 | 210 | 5.9 | 4.4 |
| ORD= |  | 236 | 133 | 133 | 218 | 6.3 | 4.7 |
| LDD<> |  | 235 | 131 | 132 | 217 | 10 | 7.7 |
| ANDD<> |  | 239 | 129 | 129 | 215 | 5.9 | 4.4 |
| ORD<> |  | 234 | 129 | 129 | 214 | 6.1 | 4.6 |
| LDD> |  | 238 | 133 | 133 | 219 | 9.7 | 7.3 |
| ANDD> |  | 240 | 131 | 131 | 217 | 5.8 | 4.4 |
| ORD> |  | 236 | 131 | 130 | 219 | 6.0 | 4.5 |
| LDD<= |  | 244 | 137 | 136 | 222 | 9.7 | 7.3 |
| ANDD<= |  | 238 | 127 | 128 | 213 | 5.8 | 4.4 |
| ORD<= |  | 246 | 137 | 136 | 221 | 6.0 | 4.5 |
| LDD< |  | 238 | 133 | 133 | 219 | 9.7 | 7.3 |
| ANDD< |  | 241 | 131 | 131 | 217 | 5.8 | 4.4 |
| ORD< |  | 236 | 131 | 130 | 215 | 6.0 | 4.5 |
| LDD>= |  | 243 | 137 | 137 | 222 | 9.7 | 7.3 |
| ANDD>= |  | 238 | 127 | 128 | 213 | 5.8 | 4.4 |
| ORD>= |  | 246 | 137 | 136 | 221 | 6.0 | 4.5 |
| $\begin{gathered} +(\mathrm{s}, \mathrm{~d}) \\ +\mathrm{P}(\mathrm{~s}, \mathrm{~d}) \end{gathered}$ |  | 72 | 44 | 45 | 59 | 2.8 | 2.1 |
| $\begin{gathered} + \\ (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}) \\ +\mathrm{P} \\ (\mathrm{~s} 1, \mathrm{~s} 2, \mathrm{~d}) \end{gathered}$ |  | 112 | 77 | 77 | 103 | 3.2 | 2.4 |
| $\begin{gathered} -(\mathrm{s}, \mathrm{~d}) \\ -\mathrm{P}(\mathrm{~s}, \mathrm{~d}) \end{gathered}$ |  | 74 | 45 | 45 | 59 | 2.8 | 2.1 |
| $\begin{gathered} - \\ (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}) \\ -\mathrm{P} \\ (\mathrm{~s} 1, \mathrm{~s} 2, \mathrm{~d}) \end{gathered}$ |  | 123 | 79 | 79 | 107 | 3.2 | 2.4 |
| $\begin{gathered} \hline \mathrm{D}+(\mathrm{s}, \mathrm{~d}) \\ \mathrm{D}+\mathrm{P}(\mathrm{~s}, \mathrm{~d}) \end{gathered}$ |  | 110 | 69 | 69 | 90 | 4.0 | 3.0 |
| $\begin{gathered} \mathrm{D}_{+} \\ (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}) \\ \mathrm{D}+\mathrm{P} \\ (\mathrm{~s} 1, \mathrm{~s} 2, \mathrm{~d}) \end{gathered}$ |  | 140 | 99 | 99 | 246 | 4.6 | 3.5 |
| $\begin{gathered} \text { D-(s,d) } \\ \mathrm{D}-\mathrm{P}(\mathrm{~s}, \mathrm{~d}) \end{gathered}$ |  | 110 | 69 | 69 | 90 | 4.0 | 3.0 |
| $\begin{gathered} \mathrm{D}- \\ (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}) \\ \mathrm{D}-\mathrm{P} \\ (\mathrm{~s} 1, \mathrm{~s} 2, \mathrm{~d}) \end{gathered}$ |  | 141 | 99 | 99 | 130 | 4.6 | 3.5 |
| $\begin{gathered} \mathrm{X} \\ (\mathrm{~s} 1, \mathrm{~s} 2, \mathrm{~d}) \\ \mathrm{XP} \\ (\mathrm{~s} 1, \mathrm{~s} 2, \mathrm{~d}) \end{gathered}$ |  | 135 | 94 | 95 | 168 | 3.4 | 2.6 |
| $\begin{gathered} 1 \\ (\mathrm{~s} 1, \mathrm{~s} 2, \mathrm{~d}) \\ / \mathrm{P} \\ (\mathrm{~s} 1, \mathrm{~s} 2, \mathrm{~d}) \end{gathered}$ |  | 144 | 102 | 103 | 99 | 11 | 8.6 |
| $\begin{gathered} \hline D x \\ (\mathrm{~s} 1, \mathrm{~s} 2, \mathrm{~d}) \\ \text { DxP } \\ (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}) \end{gathered}$ |  | 429 | 341 | 340 | 370 | 20 | 15 |
| $\begin{gathered} \mathrm{D} / \\ (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}) \\ \mathrm{D} / \mathrm{P} \\ (\mathrm{~s} 1, \mathrm{~s} 2, \mathrm{~d}) \end{gathered}$ |  | 289 | 393 | 394 | 412 | 36 | 27 |


| Instruction | Processing (Devices) | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \mathrm{A} \\ & \hline \bigcirc \end{aligned}$ | AnN, AnS |  |  | A2A, ARAS <br> O | $\begin{aligned} & \mathrm{A} 3 \mathrm{~A} \\ & \mathrm{O} \end{aligned}$ |
|  |  |  | O) | $\bigcirc$ |  |  |  |
|  |  |  |  | no X, Y | with X, Y |  |  |
| $\begin{gathered} \hline \mathrm{B}+(\mathrm{s}, \mathrm{~d}) \\ \mathrm{B}+\mathrm{P}(\mathrm{~s}, \mathrm{~d}) \end{gathered}$ |  | 210 | 123 | 123 | 183 | 6.4 | 4.8 |
| $\begin{gathered} \hline \mathrm{B}_{+} \\ (\mathrm{s} 1, \mathrm{~s} 2 \mathrm{~d}) \\ \mathrm{B}+\mathrm{P} \\ (\mathrm{~s} 1, \mathrm{~s} 2, \mathrm{~d}) \end{gathered}$ |  | 217 | 129 | 129 | 192 | 6.2 | 4.7 |
| $\begin{gathered} \text { B- }(\mathrm{s}, \mathrm{~d}) \\ \mathrm{B}-\mathrm{P}(\mathrm{~s}, \mathrm{~d}) \end{gathered}$ |  | 210 | 125 | 125 | 185 | 34 | 25 |
| $\begin{gathered} \mathrm{B}- \\ (\mathrm{s} 1, \mathrm{~s} 2 \mathrm{~d}) \\ \mathrm{B}-\mathrm{P} \\ (\mathrm{~s} 1, \mathrm{~s} 2, \mathrm{~d}) \end{gathered}$ |  | 212 | 133 | 133 | 203 | 32 | 23 |
| $\begin{gathered} \hline \mathrm{DB}+ \\ (\mathrm{s}, \mathrm{~d}) \\ \mathrm{DB}+\mathrm{P} \\ (\mathrm{~s}, \mathrm{~d}) \end{gathered}$ |  | 320 | 175 | 176 | 280 | 14 | 11 |
| $\begin{gathered} \hline \mathrm{DB}_{+} \\ (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}) \\ \mathrm{DB}+\mathrm{P} \\ (\mathrm{~s} 1, \mathrm{~s} 2, \mathrm{~d}) \end{gathered}$ |  | 321 | 187 | 186 | 294 | 14 | 11 |
| $\begin{aligned} & \hline \text { DB- } \\ & (\mathrm{s}, \mathrm{~d}) \\ & \mathrm{DB}-\mathrm{P} \\ & (\mathrm{~s}, \mathrm{~d}) \end{aligned}$ |  | 318 | 175 | 175 | 280 | 31 | 23 |
| $\begin{gathered} \text { DB- } \\ (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}) \\ \mathrm{DB}-\mathrm{P} \\ (\mathrm{~s} 1, \mathrm{~s} 2, \mathrm{~d}) \end{gathered}$ |  | 322 | 185 | 186 | 294 | 29 | 22 |
| $\begin{gathered} \hline \mathrm{Bx} \\ (\mathrm{~s} 1, \mathrm{~s} 2, \mathrm{~d}) \\ \mathrm{BxP} \\ (\mathrm{~s} 1, \mathrm{~s} 2, \mathrm{~d}) \end{gathered}$ |  | 410 | 299 | 300 | 358 | 14 | 11 |
| $\begin{gathered} \mathrm{B} / \\ (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}) \\ \mathrm{B} / \mathrm{P} \\ (\mathrm{~s} 1, \mathrm{~s} 2, \mathrm{~d}) \\ \hline \end{gathered}$ |  | 422 | 235 | 236 | 274 | 89 | 67 |
| $\begin{gathered} \hline \text { DBx } \\ (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}) \\ \text { DBxP } \\ (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}) \end{gathered}$ |  | 1158 | 941 | 939 | 1044 | 11 | 8.0 |
| $\begin{gathered} \mathrm{DB} / \\ (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}) \\ \mathrm{DB} / \mathrm{P} \\ (\mathrm{~s} 1, \mathrm{~s} 2, \mathrm{~d}) \end{gathered}$ |  | 998 | 896 | 894 | 954 | 62 | 47 |
| $\begin{aligned} & \hline \text { INC } \\ & \text { INCP } \end{aligned}$ |  | 46 | 29 | 29 | 38 | 2.0 | 1.5 |
| $\begin{aligned} & \hline \text { DINC } \\ & \text { DINCP } \end{aligned}$ |  | 66 | 42 | 42 | 132 | 2.4 | 1.8 |
| $\begin{aligned} & \text { DEC } \\ & \text { DECP } \end{aligned}$ |  | 48 | 31 | 31 | 39 | 2.0 | 1.5 |
| $\begin{aligned} & \hline \text { DDEC } \\ & \text { DDECP } \end{aligned}$ |  | 66 | 42 | 42 | 54 | 2.4 | 1.8 |
| $\begin{aligned} & \hline \text { BCD } \\ & \text { BCDP } \end{aligned}$ |  | 110 | 82 | 83 | 90 | 3.0 | 2.3 |
| DBCD |  | 329 | 219 | 220 | 284 | 13 | 9.5 |
| DBCDP |  | 329 | 219 | 220 | 284 | 13 | 9.5 |
| $\begin{gathered} \hline \mathrm{BIN} \\ \mathrm{BINP} \end{gathered}$ |  | 104 | 79 | 78 | 86 | 3.0 | 2.3 |
| $\begin{gathered} \hline \text { DBIN } \\ \text { DBINP } \end{gathered}$ |  | 311 | 215 | 216 | 280 | 6.0 | 4.5 |
| $\begin{aligned} & \hline \text { NEG } \\ & \text { NEGP } \end{aligned}$ |  | 105 | 50 | 49 | 86 | 8.6 | 6.5 |


| Instruction | Processing (Devices) | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | A | AnN, AnS |  |  | A2A, A2AS <br> O | $\begin{aligned} & \mathrm{A} 3 \mathrm{~A} \\ & \square \end{aligned}$ |
|  |  |  | 0 | $\bigcirc$ |  |  |  |
|  |  |  |  | noX, Y | with $\mathrm{X}, \mathrm{Y}$ |  |  |
| $\begin{aligned} & \hline \text { MOV } \\ & \text { MOVP } \end{aligned}$ |  | 72 | 47 | 47 | 57 | 17 | 13 |
| $\begin{aligned} & \hline \text { DMOV } \\ & \text { DMOVP } \end{aligned}$ |  | 104 | 67 | 67 | 87 | 20 | 15 |
| $\begin{aligned} & \hline \text { CML } \\ & \text { CMLP } \end{aligned}$ |  | 68 | 43 | 43 | 57 | 2.4 | 1.8 |
| $\begin{aligned} & \text { DCML } \\ & \text { DCMLP } \end{aligned}$ |  | 130 | 74 | 75 | 108 | 3.2 | 2.4 |
| $\begin{gathered} \hline \text { BMOV } \\ (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{n}) \\ \text { BMOVP } \\ (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{n}) \\ \hline \end{gathered}$ |  | 7498 | 399 | 400 | 7144 | 1444 | 1083 |
| $\begin{gathered} \hline \text { FMOV } \\ (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{n}) \\ \text { FMOVP } \\ (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{n}) \end{gathered}$ |  | 1118 | 229 | 228 | 1029 | 1427 | 1070 |
| $\begin{gathered} \mathrm{XCH} \\ \text { XCHP } \end{gathered}$ |  | 102 | 60 | 61 | 84 | 2.8 | 2.1 |
| $\begin{aligned} & \text { DXCH } \\ & \text { DXCHP } \end{aligned}$ |  | 170 | 107 | 107 | 141 | 4.2 | 3.2 |
| CJ | no index qualification | 49 | 39 | 39 |  | 6.6 | 5.0 |
|  | index qualification |  | 48 | 48 |  | 6.6 | 5.0 |
| SCJ | no index qualification | 54 | 71 | 71 |  | 6.6 | 5.0 |
|  | index qualification |  | 81 | 81 |  | 6.6 | 5.0 |
| JMP |  | 50 | 39 | 39 |  | 6.6 | 5.0 |
| El |  | 195 | 38 | 38 |  | 3.0 | 2.3 |
| DI |  | 46 | 66 | 66 |  | 3.2 | 2.4 |
| IRET |  | 249 | 120 | 120 |  | 3.4 | 2.6 |
| WAND ( $\mathrm{s}, \mathrm{d}$ ) WANDP (s, d) |  | 90 | 60 | 59 | 72 | 2.8 | 2.1 |
| WAND <br> ( $\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}$ ) <br> WANDP <br> ( $\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}$ ) |  | 179 | 96 | 96 | 152 | 7.6 | 5.7 |
| $\begin{gathered} \hline \text { DAND } \\ (\mathrm{s}, \mathrm{~d}) \\ \text { DANDP } \\ (\mathrm{s}, \mathrm{~d}) \end{gathered}$ |  | 276 | 140 | 139 | 240 | 13 | 9.5 |
| $\begin{gathered} \text { DAND } \\ (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}) \\ \text { DANDP } \\ (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}) \\ \hline \end{gathered}$ |  |  |  |  |  |  |  |
| $\begin{gathered} \text { WOR } \\ (\mathrm{s}, \mathrm{~d}) \\ \text { WORP } \\ (\mathrm{s}, \mathrm{~d}) \end{gathered}$ |  | 90 | 61 | 60 | 72 | 2.8 | 2.1 |
| $\begin{gathered} \text { WOR } \\ (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}) \\ \text { WORP } \\ (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}) \end{gathered}$ |  | 176 | 97 | 96 | 152 | 7.6 | 5.7 |
| $\begin{gathered} \hline \text { DOR } \\ (\mathrm{s}, \mathrm{~d}) \\ \text { DORP } \\ (\mathrm{s}, \mathrm{~d}) \end{gathered}$ |  | 276 | 140 | 139 | 240 | 13 | 9.5 |
| $\begin{gathered} \text { DOR } \\ (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}) \\ \text { DORP } \\ (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}) \end{gathered}$ |  |  |  |  |  |  |  |


| Instruction | Processing (Devices) | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \mathrm{A} \\ & \hline \bigcirc \end{aligned}$ | AnN, AnS |  |  | A2A, A2AS$0$ | $\begin{aligned} & \text { A3A } \\ & O \end{aligned}$ |
|  |  |  | O | $\bigcirc$ |  |  |  |
|  |  |  |  | noX, Y | with $\mathrm{X}, \mathrm{Y}$ |  |  |
| $\begin{gathered} \text { WXOR } \\ (\mathrm{s}, \mathrm{~d}) \\ \text { WXORP } \\ (\mathrm{s}, \mathrm{~d}) \end{gathered}$ |  | 91 | 60 | 59 | 72 | 2.8 | 2.1 |
| WXOR <br> ( $\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}$ ) <br> WXORP <br> ( $\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}$ ) |  | 178 | 97 | 96 | 152 | 7.6 | 5.7 |
| $\begin{gathered} \text { DXOR } \\ (\mathrm{s}, \mathrm{~d}) \\ \text { DXORP } \\ (\mathrm{s}, \mathrm{~d}) \\ \hline \end{gathered}$ |  | 274 | 140 | 139 | 240 | 13 | 9.5 |
| $\begin{gathered} \text { DXOR } \\ (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}) \\ \text { DXORP } \\ (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}) \\ \hline \end{gathered}$ |  |  |  |  |  |  |  |
| $\begin{gathered} \hline \text { WXNR } \\ (\mathrm{s}, \mathrm{~d}) \\ \text { WXNRP } \\ (\mathrm{s}, \mathrm{~d}) \end{gathered}$ |  | 89 | 64 | 62 | 74 | 3.0 | 2.3 |
| $\begin{aligned} & \text { WXNR } \\ & (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}) \\ & \text { WXNRP } \\ & (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}) \\ & \hline \end{aligned}$ |  | 177 | 98 | 96 | 152 | 7.8 | 5.9 |
| DXNR <br> ( $\mathrm{s}, \mathrm{d}$ ) <br> DXNRP <br> ( $\mathrm{s}, \mathrm{d}$ ) |  | 277 | 142 | 140 | 241 | 15 | 11 |
| $\begin{gathered} \hline \text { DXNR } \\ (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}) \\ \text { DXNRP } \\ (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}) \end{gathered}$ |  |  |  |  |  |  |  |
| $\begin{gathered} \text { ROR } \\ \text { (n) } \\ \text { RORP } \\ \text { (n) } \end{gathered}$ | $n=3 / 5$ <br> ( $n=5$ for all AnNCPUs, $n=3$ for all CPUs except for the AnN CPU) | 66 | 52 | 51 | 51 | 5.8 | 4.4 |
| $\begin{gathered} \text { RCR } \\ \text { (n) } \\ \text { RCRP } \\ (n) \\ \hline \end{gathered}$ | $n=3 / 5$ <br> ( $n=5$ for all AnN CPUs, $n=3$ for all CPUs except for the AnN CPU) | 74 | 59 | 59 | 59 | 6.4 | 4.8 |
| ROL <br> (n) <br> ROLP <br> (n) | $n=3 / 5$ <br> ( $n=5$ for all AnN CPUs, $n=3$ for all CPUs except for the AnN CPU) | 68 | 54 | 53 | 53 | 5.8 | 4.4 |
| RCL <br> (n) <br> RCLP <br> (n) | $n=3 / 5$ <br> ( $n=5$ for all AnN CPUs, $n=3$ for all CPUs except for the AnNCPU) | 74 | 57 | 57 | 57 | 6.4 | 4.8 |
| DROR <br> (n) DRORP <br> (n) | $n=3 / 5$ <br> ( $n=5$ for all AnN CPUs, $n=3$ for all CPUs except for the AnN CPU) | 97 | 70 | 70 | 69 | 11 | 8.3 |
| DRCR <br> (n) DRCRP <br> (n) | $n=3 / 5$ <br> ( $n=5$ for all AnNCPUs, $n=3$ for all CPUs except for the AnNCPU) | 95 | 72 | 72 | 72 | 12 | 9.2 |
| DROL <br> (n) DROLP (n) | $n=3 / 5$ <br> ( $n=5$ for all AnN CPUs, $n=3$ for all CPUs except for the AnN CPU) | 101 | 70 | 69 | 69 | 10 | 7.8 |
| DRCL <br> (n) DRCLP <br> (n) | $n=3 / 5$ <br> ( $n=5$ for all AnNCPUs, $n=3$ for all CPUs except for the AnNCPU) | 98 | 68 | 68 | 68 | 12 | 8.7 |


| Instruction | Processing (Devices) | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \mathrm{A} \\ & \hline \bigcirc \end{aligned}$ | AnN, AnS |  |  | A2A, A2AS | A3A |
|  |  |  | 0 | $\bigcirc$ |  | O) | O) |
|  |  |  |  | no X, Y | with X, Y |  |  |
| SFR <br> (s, n) <br> SFRP <br> ( $\mathrm{s}, \mathrm{n}$ ) | $\begin{gathered} n=3 / 5 \\ (n=5 \text { for all AnN CPUs, } n=3 \text { for all CPUs except for the AnN CPU) } \end{gathered}$ | 102 | 74 | 72 | 83 | 5.0 | 3.8 |
| SFL <br> (d, n) <br> SFLP <br> (d, n) | $n=5$ | 106 | 74 | 73 | 84 | 4.8 | 3.6 |
| $\begin{gathered} \text { BSFR } \\ (\mathrm{d}, \mathrm{n}) \\ \text { BSFRP } \\ (\mathrm{d}, \mathrm{n}) \end{gathered}$ | $n=5$ | 145 | 124 | 123 | 124 | 29 | 22 |
| $\begin{gathered} \text { BSFL } \\ (\mathrm{d}, \mathrm{n}) \\ \text { BSFLP } \\ (\mathrm{d}, \mathrm{n}) \end{gathered}$ | $n=5$ | 158 | 134 | 133 | 134 | 28 | 21 |
| $\begin{gathered} \text { DSFR } \\ (\mathrm{d}, \mathrm{n}) \\ \text { DSFRP } \\ (\mathrm{d}, \mathrm{n}) \end{gathered}$ | $n=5$ | 133 | 118 | 116 | - | 18.8 | 14.1 |
| $\begin{gathered} \text { DSFL } \\ (\mathrm{d}, \mathrm{n}) \\ \text { DSFLP } \\ (\mathrm{d}, \mathrm{n}) \end{gathered}$ | $n=5$ | 134 | 118 | 17 | - | 22 | 17 |
| $\begin{gathered} \hline \text { BSET } \\ (\mathrm{d}, \mathrm{n}) \\ \text { BSETP } \\ (\mathrm{d}, \mathrm{n}) \end{gathered}$ | $n=5$ | 107 | 90 | 90 | - | 9.6 | 7.2 |
| $\begin{gathered} \text { BRST } \\ \text { (d, n) } \\ \text { BRSTP } \\ \text { (d. n) } \\ \hline \end{gathered}$ | $n=5$ | 114 | 97 | 96 | - | 9.6 | 7.2 |
| $\begin{gathered} \hline \text { SER } \\ (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}, \mathrm{n}) \\ \text { SERP } \\ (\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}, \mathrm{n}) \end{gathered}$ | $n=5$ | 230 | 200 | 200 | - | 33 | 25 |
| SUM SUMP |  | 164 | 115 | 114 | 131 | 15 | 11 |
| $\begin{aligned} & \hline \text { DSUM } \\ & \text { DSUMP } \end{aligned}$ |  | 267 | 200 | 199 | 231 | 34 | 25 |
| $\begin{aligned} & \text { DECO } \\ & (s, d, n) \\ & \text { DECOP } \\ & (s, d, n) \end{aligned}$ | $\mathrm{n}=2$ | 249 | 164 | 163 | 216 | 32 | 24 |
| $\begin{aligned} & \text { ENCO } \\ & (\mathrm{s}, \mathrm{~d}, \mathrm{n}) \\ & \text { ENCOP } \\ & (\mathrm{s}, \mathrm{~d}, \mathrm{n}) \end{aligned}$ | $n=2$ | 478 | 164 | 163 | 195 | 41 | 31 |
| SEG |  | 170 | 91 | 91 | 155 | 6.4 | 4.8 |
| $\begin{gathered} \text { DIS } \\ (\mathrm{s}, \mathrm{~d}, \mathrm{n}) \end{gathered}$ | $n=4$ | 180 | 154 | 153 | - | 25 | 19 |
| $\begin{gathered} \text { DISP } \\ (\mathrm{s}, \mathrm{~d}, \mathrm{n}) \end{gathered}$ | $n=4$ | 180 | 154 | 153 | 120 | 25 | 19 |
| $\begin{gathered} \text { UNI } \\ (\mathrm{s}, \mathrm{~d}, \mathrm{n}) \end{gathered}$ | $\mathrm{n}=4$ | 159 | 131 | 131 | - | 31 | 24 |
| $\begin{aligned} & \text { UNIP } \\ & (\mathrm{s}, \mathrm{~d}, \mathrm{n}) \end{aligned}$ | $\mathrm{n}=4$ | 159 | 131 | 131 | - | 31 | 24 |
| FOR |  | 64 | 53 | 53 |  | 5.8 | 4.4 |
| NEXT |  | 2532 | 41 | 41 |  | 8.0 | 6.0 |
| CALL (pn) | no index qualification | 74 | 74 | 74 |  | 10 | 7.8 |
|  | index qualification |  | 78 | 78 |  | 10 | 7.8 |
| CALLP (pn) | no index qualification | 74 | 70 | 70 |  | 10 | 7.8 |
|  | index qualification |  | 78 | 78 |  | 10 | 7.8 |
| RET |  | 249 | 50 | 50 |  | 7.0 | 5.3 |


| Instruction | Processing (Devices) | Processing time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \mathrm{A} \\ & \bigcirc \end{aligned}$ | AnN, AnS |  |  | $\frac{A 2 A, ~ A 2 A S}{O}$ | $\begin{aligned} & \text { A3A } \\ & \square \end{aligned}$ |
|  |  |  | O | $\bigcirc$ |  |  |  |
|  |  |  |  | no X, Y | with $X, Y$ |  |  |
| CHG | M9084 = OFF | 8546 | 2420 | 2420 |  | - | - |
|  | M9084 = ON | - | 2340 | 2340 |  | - | - |
| $\begin{aligned} & \hline \text { SUB } \\ & \text { SUBP } \end{aligned}$ | no index qualification | 90 | 79 | 79 |  | - | - |
|  | index qualification | - | 85 | 85 |  | - | - |
| FIFW FIFWP |  | 340 | 101 | 101 | 123 | 20 | 15 |
| $\begin{aligned} & \text { FIFR } \\ & \text { FIFRP } \end{aligned}$ |  | 202 | 118 | 118 | 134 | 69 | 52 |
| PR |  | - | 226 | 226 | 226 | 74 | 56 |
| PRC |  | - | 141 | 141 | 141 | 37 | 28 |
| LED |  | 170 | 203 | 203 | 203 | 100 | 75 |
| LEDC |  | 210 | 265 | 265 | 265 | 142 | 106 |
| LEDR |  | 520 | 638 | 638 | 638 | 106 | 80 |
| LEDA |  | 170 | 202 | 202 | 202 | - | - |
| LEDB |  | 172 | 211 | 211 | 211 | - | - |
| CHK <br> (error check) | 1 input contact | - | - | AnN: 771 <br> AnS: 240 |  | 33 | 25 |
|  | 50 input contacts | - | - | AnN: 3380 AnS: 3905 |  | 1257 | 943 |
|  | 100 input contacts | - | - | AnN: 6687 AnS: 7820 |  | 2503 | 1877 |
|  | 150 input contacts | - | - | AnA: 10137 <br> AnS: 11470 |  | 3753 | 2815 |
| CHK (generate flip-flop) |  | - | 121 | 121 | 121 | - | - |
| SLT | device memory | - | 8448 | 8448 | 8448 | 2915 | 2186 |
|  | device memory + R | - | 24598 | 24598 | 24598 | 9996 | 7497 |
| SLTR |  | - | 29 | 29 | 29 | 6.6 | 5.0 |
| STRA |  | - | 30 | 30 | 30 | 5.0 | 3.8 |
| STRAR |  | - | 28 | 28 | 28 | 5.0 | 3.8 |
| STC |  | - | 28 | 28 | 28 | 2.4 | 1.8 |
| CLC |  | - | 31 | 31 | 31 | 2.4 | 1.8 |
| ASC |  | 140 | 120 | 120 | 120 | 3.4 | 2.6 |
| $\begin{aligned} & \text { WDT } \\ & \text { WDTP } \end{aligned}$ |  | - | 64 | 64 | 64 | 5.0 | 3.8 |
| DUTY |  | - | 68 | 68 | 68 | 14 | 11 |
| $\begin{gathered} \text { LRDP } \\ (\mathrm{n} 1, \mathrm{~s}, \mathrm{~d}, \mathrm{n} 2) \end{gathered}$ | n2 $=1$ | - | 190 | 190 | 190 | 42 | 32 |
|  | $\mathrm{n} 2=32$ |  | 190 | 190 | 190 | 42 | 32 |
| $\begin{gathered} \text { LWTP } \\ (\mathrm{n} 1, \mathrm{~d}, \mathrm{~s}, \mathrm{n} 2) \end{gathered}$ | $\mathrm{n} 2=1$ | - | 200 | 200 | 200 | 49 | 37 |
|  | $\mathrm{n} 2=32$ |  | 446 | 446 | 446 | 89 | 66 |
| $\begin{gathered} \text { RFRP } \\ (\mathrm{n} 1, \mathrm{n} 2, \mathrm{~d}, \mathrm{n} 3) \end{gathered}$ | n3 $=1$ | - | 172 | 172 | 172 | 32 | 24 |
|  | n3 $=32$ |  | 172 | 172 | 172 | 63 | 47 |
| RTOP <br> $(n 1, ~ n 2, ~ s, ~ n 3) ~$ | n3 $=1$ | - | 176 | 176 | 176 | 68 | 51 |
|  | n3 $=32$ |  | 176 | 176 | 176 | 34 | 26 |


| Instruction | Processing (Devices) | Processing times ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\frac{\mathrm{A}}{\bigcirc}$ | AnN, AnS |  | A2A, A2AS,AZU |  | A3A, A3U |  |
|  |  |  | $\bigcirc+\square$ |  | O |  | O |  |
|  |  |  | no X, Y | with X, Y | noX, Y | with X, Y | noX, Y | with X, Y |
| FROM <br> (n1, n2, d, n3) <br> FROMP <br> $(n 1, n 2, d, n 3)$ | n3 $=1$ | - | 439 | 524 | 237 | 261 | 178 | 196 |
|  | $n 3=1000 / 112{ }^{1}$ | - | 6609 | 2358 | 5749 | 2789 | 4312 | 2092 |
| $\begin{gathered} \text { DFRO } \\ (\mathrm{n} 1, \mathrm{n} 2, \mathrm{~d}, \mathrm{n}) \\ \text { DFROP } \\ (\mathrm{n} 1, \mathrm{n} 2, \mathrm{~d}, \mathrm{n} 3) \end{gathered}$ | n3 $=1$ | - | 449 | 529 | 244 | 266 | 183 | 199 |
|  | $n 3=500 / 56{ }^{2}$ | - | 6609 | 2109 | 5669 | 1669 | 4252 | 1252 |
| $\begin{gathered} \text { TO } \\ (n 1, n 2, d, n 3) \\ \text { TOP } \\ (n 1, n 2, d, n 3) \end{gathered}$ | n3 $=1$ | - | 449 | 539 | 243 | 266 | 182 | 200 |
|  | $n 3=1000 / 112{ }^{1}$ | - | 6609 | 3918 | 5773 | 2117 | 4330 | 1588 |
| $\begin{gathered} \text { DTO } \\ (\mathrm{n} 1, \mathrm{n} 2, \mathrm{~d}, \mathrm{n} 3) \\ \text { DTOP } \\ (\mathrm{n} 1, \mathrm{n} 2, \mathrm{~d}, \mathrm{n} 3) \end{gathered}$ | n3 $=1$ | - | 454 | 544 | 240 | 266 | 180 | 199 |
|  | $n 3=500 / 56{ }^{2}$ | - | 6609 | 1609 | 5747 | 1501 | 4310 | 1126 |

${ }^{1}$ CPUs without $X$ and $Y: n 3=1000$; other CPUs with $X$ and $Y: n 3=112$
${ }^{2}$ CPUs without $X$ and $Y: n 3=500$; other CPUs with $X$ and $Y: n 3=56$

## A. 3 Comparison of the CPUs

The following table contains the characteristics, i.e. available devices, processing modes, special relays, etc. of the different CPUs (System Q, Q4AR, QnA, AnU, AnA, AnN, AnS).

## A.3.1 Available devices

| Device |  | System Q |  | Q series |  | A series |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \text { Q00J, } \\ & \text { Q00, Q01 } \end{aligned}$ | Qn, QnH, QnPH | Q4AR | QnA | AnU | AnA | AnN | AnS |
| Number of inputs/outputs |  | Q00J: 256 <br> Q00: 1024 <br> Q01: 1024 | $\begin{aligned} & 4096 \text { for } \\ & \text { Q02, Q02H, } \\ & \text { Q06H, Q12H } \\ & \text { and Q25H } \end{aligned}$ | 4096 | Q2A: 512 <br> Q2A-S1: 1024 <br> Q3A: 2048 <br> Q4A: 4096 | A2U: 512 <br> A2U-S1: 1024 <br> A3U: 2048 <br> A4U: 4096 | A2A: 512 A2A-S1:1024 A3A: 2048 | A1N: 256 <br> A2N: 512 <br> A2N-S: 1024 <br> A3N: 2048 | A1S: $\quad 256$ A1S-S1: 512 A2S: 512 A2S-S1: 1024 |
| Internal relays |  | $8192{ }^{1}$ |  | 8192 | $8192{ }^{1}$ | Total 8192 | Total 8192 | Total 2048 | 256 |
| Latch relays |  | $2048{ }^{1}$ | $8192{ }^{1}$ | 8192 | $8192{ }^{1}$ |  |  |  | $1048{ }^{1}$ |
| Step relays | Sequenceprogram | - |  | 8192 | - |  |  |  | $0^{1}$ |
|  | SFC | 2048 | 8192 |  | 8192 | - | - | - |  |
| Annunciators |  | $1024{ }^{1}$ | $2048{ }^{1}$ | 2048 | $2048{ }^{1}$ | 2048 | 2048 | 256 | 256 |
| Edge triggered relays |  | $1024{ }^{1}$ | $2048{ }^{1}$ | 2048 | $2048{ }^{1}$ | - | - | - | - |
| Link relays |  | $2048{ }^{1}$ | $8192{ }^{1}$ | 8192 | $8192{ }^{1}$ | 8192 | 4096 | 1024 | 1024 |
| Special link relays |  | 1024 | $2048{ }^{1}$ | 2048 | $2048{ }^{1}$ | 56 | 56 | 56 | - |
| Timers |  | $512{ }^{1}$ | $2048{ }^{1}$ | 2048 | $2048{ }^{1}$ | Total 2048 | Total 2048 | Total 256 | $256{ }^{1}$ |
| Reten | ve Timers | $0^{1}$ | $0^{1}$ | $0^{1}$ | $0^{1}$ |  |  |  | $0^{1}$ |
| Counters |  | $512^{1}$ | $1024{ }^{1}$ | 1024 | $1024{ }^{1}$ | 1024 | 1024 | 256 | $256{ }^{1}$ |
| Data registers |  | $11136^{1}$ | $12288{ }^{1}$ | 12288 | $12288{ }^{1}$ | 8192 | 6144 | 1024 | 1024 |
| Link registers |  | $2048{ }^{1}$ | $8192{ }^{1}$ | 8192 | $8192{ }^{1}$ | 8192 | 4096 | 1024 | 1024 |
| Special link Registers |  | $1024{ }^{1}$ | $2048{ }^{1}$ | 2048 | $2048{ }^{1}$ | 56 | 56 | 56 | - |
| Function inputs |  | $\begin{gathered} 16 \\ (\text { FXO to FXF) } \end{gathered}$ | $\begin{gathered} 16 \\ (F X 0 \text { to } \mathrm{FXF}) \end{gathered}$ | 16 <br> (FXO to FXF) | $\begin{gathered} 16 \\ (\text { FXO to } \mathrm{FXF}) \end{gathered}$ | - | - | - | - |
| Function output |  | $\begin{gathered} 16 \\ (\mathrm{FXO} \text { to } \mathrm{FXF}) \end{gathered}$ | $\begin{gathered} 16 \\ \text { (FYO to FYF) } \end{gathered}$ | 16 (FYO to FYF) | $\begin{gathered} 16 \\ \text { (FYO to FYF) } \end{gathered}$ | - | - | - | - |
| Special relays |  | 1024 | 2048 | 2048 | 2048 | 256 | 256 | 256 | 256 |
| Function registers |  | $\begin{gathered} 5 \\ (\text { FDO to FD4) } \end{gathered}$ | $\begin{gathered} 16 \\ \text { (FDO to FD15) } \end{gathered}$ | $\begin{gathered} 16 \\ \text { (FDO to FD15) } \end{gathered}$ | $\begin{gathered} 16 \\ \text { (FDO to FD15) } \end{gathered}$ | - | - | - | - |
| Special registers |  | 1024 | 2048 | 2048 | 2048 | 256 | 256 | 256 | 256 |
| Direct access link devices |  | Designated by J $\square \square$ |  | Designated by J $\square \square$ |  | - | - | - | - |
| Direct access special devices |  | Designated by U $\square$ \G $\square$ |  | Designated by U $\square \square \mathbf{\square} \square \square \square$ |  | - | - | - | - |


| Device |  | System Q |  | Q series |  | A series |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \text { Q00J, } \\ & \text { Q00, Q01 } \end{aligned}$ | $\begin{gathered} \text { Qn, QnH, } \\ \text { QnPH } \end{gathered}$ | Q4AR | QnA | AnU | AnA | AnN | AnS |
| $\begin{gathered} \text { Index } \\ \text { registers } \end{gathered}$ | Z | $\begin{gathered} 10 \\ (Z 0 \text { to } Z 15) \end{gathered}$ | $\begin{gathered} 16 \\ (Z 0 \text { to } Z 15) \end{gathered}$ | $\begin{gathered} 16 \\ (Z 0 \text { to } Z 15) \end{gathered}$ | $\begin{gathered} 16 \\ (Z 0 \text { to } Z 15) \end{gathered}$ | $\stackrel{7}{(Z, Z 1 \text { to } Z 6)}$ | $\stackrel{7}{(z, z 1 \text { to } z 6)}$ | 1 (z) | 1 (Z) |
|  | $\mathrm{V}^{2}$ | - |  | - |  | $\begin{gathered} 7 \\ (\mathrm{~V}, \mathrm{~V} 1 \text { to V6) } \end{gathered}$ | $\begin{gathered} 7 \\ (\mathrm{~V}, \mathrm{~V} 1 \text { to V6) } \end{gathered}$ | 1 M | 1 M |
| File registers |  | QOOJCPU: 0 Q00 and Q01CPU: 32767 | 32767 per block (R0 to R32767) $1042432$ (ZRO to ZR1042432) | 32767 per block (R0 to R32767) <br> 1042432 <br> (ZRO to <br> ZR1042432) | 32767 per block <br> (RO bis R32767) <br> 1042432 <br> (ZRO to <br> ZR1042432) | 8192 per block (R0 to R8191) | 8192 per block (R0 to R8191) | 8192 per block (RO to R8191) | $0^{1}$ |
| Accu | tors ${ }^{3}$ | - |  | - |  | 2 | 2 | 2 | 2 |
| Nesting |  | 15 | 15 | 15 | 15 | 8 | 8 | 8 | 8 |
| Pointer |  | 300 | 4096 | 4096 | 4096 | 256 | 256 | 256 | 256 |
| Interrupt pointers |  | 128 | 256 | 48 | 48 | 32 | 32 | 32 | 32 |
| SFC blocks |  | - | 320 | 320 | 320 | - | - | - | - |
| SFC transitiondevices |  | - | 512 | 512 | 512 | - | - | - | - |
| Decimal constants |  | K-2147483648 to K2147483647 |  | K-2147483648 to K2147483647 |  | K-2147483648 to K2147483647 |  |  |  |
| Hexadecimal constants |  | H0 to HFFFFFFFF |  | H0 to HFFFFFFFF |  | H0 bis HFFFFFFFF |  |  |  |
| Real number constants |  | - | $\begin{gathered} E \pm 1,17549-38 \\ t 0 \\ E \pm 3,40282+38 \end{gathered}$ | $\mathrm{E} \pm 1,17549-38$ to $\mathrm{E} \pm 3,40282+38$ |  | - | - | - | - |
| Character strings |  | „QnA CPU", „ABCD" 4 | "QnA CPU", ,ABCD" | „QnA CPU", „ABCD" |  | - | - | - | - |

${ }^{1}$ The number of device points can be changed via parameters.
${ }^{2}$ The QnA CPU uses V for the edge relay.
${ }^{3}$ Instructions using accumulators with the AnN, AnA, and AnU CPUs have different formats than those with the QnA CPUs.
${ }^{4}$ Can only be used by the \$MOV instruction with the Q00JCPU, Q00CPU and Q01CPU.

## A.3.2 I/O control modes

| I/O control mode |  | Type of CPU |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | System 0 | QnA/ | AnU | AnA | AnN |
| Refresh mode |  |  |  | $\bigcirc$ | $\bigcirc$ | ${ }^{2}$ |
|  | Partial refresh instructions |  |  | $\bigcirc$ | - | $\bigcirc$ |
|  | Dedicated instructions ${ }^{1}$ |  |  | $\bigcirc$ | $\bigcirc$ | - |
|  | Direct access inputs | $\bigcirc$ |  | - | - | - |
|  | Direct access outputs | $\bigcirc$ |  | - | - | - |
| Direct mode |  |  |  | - | - | $0^{2}$ |

${ }^{1}$ The DOUT, DSET, and SRST instructions are dedicated instructions for direct access outputs. There are no dedicated instructions for direct access inputs.
${ }^{2}$ With the AnN CPU refresh mode and direct mode are switched over via DIP switch.

## A.3.3 Data types

| Set Data |  | System Q CPU | QnA/QnAR CPU | AnU CPU | AnA CPU | AnN CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit Data | Bit device | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
|  | Word device | (Bit designation required) |  | - | - | - |
| 16-bit word data | Bit device | (Digit designation required) |  | (Digit designation required) | (Digit designation required) | (Digit designation required) |
|  | Word device | $\bigcirc$ |  | $\bigcirc$ | - | $\bigcirc$ |
| 32-bit word data | Bit device | (Digit designation required) |  | (Digit designation required) | (Digit designation required) | (Digit designation required) |
|  | Word Operand | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| Real number data |  | ${ }^{1}$ |  | $\bigcirc$ | $\bigcirc$ | - |
| Character string data |  | ${ }^{2}$ |  | - | - | - |

${ }^{1}$ Unusable for Q00JCPU, Q00CPU and Q01CPU
${ }^{2}$ Character string data can be used in the Q00JCPU, Q00CPU and Q01CPU in combination with the \$MOV instruction only.

NOTE $\quad$ Refer to section 3.5 for detailed information on data types.

## A.3.4 Timer-Vergleich

Timer functions

| Name | Function |  |  | System Q QnA/QnARCPU | AnU-CPU* | AnA-CPU* | AnN/AnS-CPU* |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Low-speed timer | Measurement unit |  |  | 100 ms (default) Setting range: 10 to 100 ms <br> This value is the factor the setting range (TV) is multiplied by. | Fixed at 100 ms |  |  |
|  | Programming (GXIEC Developer) | TIMER_M (regular/dedicated timers) | Setting value designation and timer start | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
|  |  | TIMER_VALUE_M (dedicated timers only) | Setting value designation | $\bigcirc$ | $0$ | $\bigcirc$ | $\bigcirc$ |
|  |  | TIMER_START_M (dedicated timers only) | Timer start | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - |
|  | Programming (GX Developer) | Setting value designation and timer start |  | OUT Tn Setting value | OUT Tn Setting value |  |  |
| High-speed timer | Measurement unit |  |  | 10 ms (default) Setting range: 10 to 100 ms <br> This value is the factor the setting range (TV) is multiplied by. | Fixed at 100 ms |  |  |
|  | Programming (GXIEC Developer) | TIMER_M (regular/dedicated timers) | Setting value designation and timer start | - | - | $\bigcirc$ | $\bigcirc$ |
|  |  | TIMER_VALUE_M (dedicated timers only) | Setting value designation | $0$ | $0$ | - | $\bigcirc$ |
|  |  | TIMER_START_M (dedicated timers only) | Timer start | $\bigcirc$ | O | $\bigcirc$ | $\bigcirc$ |
|  | Programming (GX Developer) | Setting value designation and timer start |  | OUT Tn Setting value | OUT Tn Setting value |  |  |
| Retentive low-speed timer | Measurement unit |  |  | 100 ms (default) Setting range: 10 to 100 ms <br> This value is the factor the setting range (TV) is multiplied by. | Fixed at 100 ms |  |  |
|  | Programming (GXIEC Developer) | TIMER_H_M (regular/dedicated timers) | Setting value designation and timer start | $\bigcirc$ | - | $\bigcirc$ | - |
|  |  | TIMER_VALUE_M (dedicated timers only) | Setting value designation | $0$ | - | $\bigcirc$ | $\bigcirc$ |
|  |  | TIMER_START_M (dedicated timers only) | Timer start | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
|  | Programming (GX Developer) | Setting value designation and timer start |  | OUT Tn Setting value | OUT Tn Setting value |  |  |


| Name | Function |  |  | $\begin{gathered} \text { System Q } \\ \text { QnA/QnAR- } \\ \text { CPU } \end{gathered}$ | AnU-CPU* | AnA-CPU* | AnN/AnS-CPU* |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Retentive High-speed timer | Measurement unit |  |  | 10 ms (default) Setting range: 10 to 100 ms <br> This value is the factor the setting range (TV) is multiplied by. | - |  |  |
|  | Programming (GXIEC Developer) | TIMER_H_M (regular/dedicated timers) | Setting value designation and timer start | $\bigcirc$ | - | - | - |
|  |  | TIMER_VALUE_M (dedicated timers only) | Setting value designation | $\bigcirc$ | - | - | - |
|  |  | TIMER_START_M (dedicated timers only) | Timer start | $\bigcirc$ | - | - | - |
|  | Programming <br> (GX Developer | Setting value designation and timer start |  | OUTH STn Set value | - | - | - |
| Setting range for setting value |  |  |  | 1 to 32767 | 1 to 32767 |  |  |
| Processing of setting value 0 |  |  |  | ON momentarily | No maximum (does not time out) |  |  |
| Index qualification | Contact |  |  | Enabled (Z0 and Z1 useable only) | Capable |  | Not capable |
|  | Coil |  |  | Enabled (Z0 and Z1 useable only) | Not capable |  | Not capable |
|  | Setting value |  |  | Not capable | Not capable |  | Not capable |
|  | Istwert |  |  | $\begin{gathered} \text { Enabled (ZO to Z15 } \\ \text { are useable, ZO to Z9 } \\ \text { forQ00JCPU,Q00CPU } \\ \text { and Q01CPU) } \end{gathered}$ | Capable |  | Capable |
| Update processing for current value |  |  |  | At OUT Tn instruction execution | After END processing |  |  |
| Contact ON/OFF processing |  |  |  |  |  |  |  |

* The initial number for the different timers must be specified in the GX IEC Developer in the dialogbox "PLC Parameter - T/C Range"

Timer function blocks in the GX IEC Developer

| Name | Function block | Type of CPU |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | System Q | QnA/ QnAR | AnU | AnA | AnN | AnS |
| 10 ms timer |  | - | - | - | $\bigcirc$ | - | - |
| 100 ms timer | Instance <br> $\quad$ TIMER_100_FBMM <br> - ValueOut <br> - Preset <br> - Valueln | - | - | - | $\bigcirc$ | $\bigcirc$ | - |
| retentive timer | Instance   <br> TIMER_CONT_FBM   <br> - Coil ValueOut  <br> - Preset Status  <br> - Valueln   | - | $0$ | $\bigcirc$ | $\bigcirc$ | - | $\bigcirc$ |
| Low-speed timer | Instance  <br> $\quad$ TIMER_LOW_FB_M  <br> - Coil ValueOut <br> - Preset Status <br> - Valueln  | - | - | - | - | - | - |
| High-speed timer | Instance   <br> $\quad$ TIMER_HIGH_FB_M MalueOut   <br> - Coil   <br> - Preset   <br> - Valueln   | - | $\bigcirc$ | - | - | - | - |
| retentive <br> High-speed timer | Instance   <br> TIMER_CONTHFBMM   <br> - Voil ValueOut  <br> -   <br> - Preset Status  <br> -   | - | $\bigcirc$ | - | - | - | - |

Timer function blocks (legend)

| Term in <br> function block | Meaning | Indication of <br> regular timers | Indication of <br> retentive timers |  |
| :--- | :--- | :--- | :--- | :--- |
| Coil | Coil | Execution condition for timer | TC | STC |
| Preset | Setting value | - | TValue | TValue |
| Valueln | Initial value | Default: 0 | - | - |
| ValueOut | Actual value | - | TN | STN |
| Status | Contact | Output contact is switched after time | TS | STS |

Assign the function block to the instance label specified in the header and assign the input and output variables.

## NOTE Cautions on using timers

During the execution of the $\operatorname{OUT}(\mathrm{H}) \mathrm{T}$ instruction, the present value of the timers is updated and the contact is switched ON or OFF. If the present value of the timer is larger than or equal to the set value when the timer coil is turned ON, the contact of that timer is turned ON.

In a program, in which the operation of a timer is started by another timer, the instruction for the timer which is started later must be processed first. For example, if the contact of T1 activates the coil of T2, the instruction for T2 must placed in the program before the instruction for T1.

By doing so, it is prevented that all timer contact are turned ON at the same scan. This can happen if the instruction for a timer, which starts another timer is procesed first and the setting value for high speed timers is smaller than the scan time or the setting value for slow speed timers is „1".

## A.3.5 Comparision of counters

Counter functions

| Function |  |  | Type of CPU |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | System Q | QnA/ QnAR | AnU | AnA | AnN | AnS |
| Programming (GX IEC Developer) | Counter_M | Setting value designation and counter start | $0$ |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
|  | Counter_Start_M | Setting value designation | $0$ |  | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
|  | Counter_Value_M | Counter start | $\bigcirc$ |  | ) | $\bigcirc$ | - | O |
| Programming <br> (GX Developer) | OUT Cn Set value | Setting value designation and counter start |  |  | $0$ | - | O | - |
| Index qualification | Contact |  | $\begin{array}{r} \mathrm{En} \\ \text { (Z0 and } \mathrm{Z} 1 \end{array}$ | able only) | Capable |  | Not capable |  |
|  | Coil |  | $\begin{array}{r} \text { En } \\ \text { (Z0 and } \mathrm{Z} 1 \end{array}$ | able only) | Capable |  | Not capable |  |
|  | Setting value |  | Not |  | Not capable |  | Not capable |  |
|  | Current value |  | Enabled <br> areuseable,ZO <br> Q00CPU | to Z15 <br> for QOOJCPU, <br> Q01CPU) | Capable |  | Capable |  |
| Update processing for current value |  |  | At OUT Tn instruction execution |  | After END processing |  |  |  |
| Contact ON/OFF processing |  |  |  |  |  |  |  |  |

Counter function blocks

| Name | Function blocks | Type of CPU |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | System Q | QnA/ QnAR | AnU | AnA | AnN | AnS |
| Counter | Instance  <br> COUNTER_FB_M  <br> - Coil ValueOut <br> - Preset Status <br> - Valueln  | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

Counter function blocks (legend)

| Term in <br> function block | Meaning |  | Indication of counter |
| :--- | :--- | :--- | :--- |
| Coil | Coil | Execution condition for counter | CC |
| Preset | Setting value |  | CValue |
| Valueln | Initial value | Default: 0 | - |
| ValueOut | Current value |  | CN |
| Status | Contact | Output contact is switched after the <br> function block is processed. | CS |

## A.3.6 Comparison of display instructions

| Instruction | System Q CPU QnA/QnAR-CPU | AnU-CPU | AnA-CPU | AnN-CPU | AnS-CPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PR ${ }^{1}$ | When SM701is OFF: Output continued until $00_{\mathrm{H}}$ encountered <br> When SM701 is ON: 16 characters output | When M9049 is OFF: Output continued until $00_{\mathrm{H}}$ encountered <br> When M9049 is ON: 16 characters output |  |  |  |
| PRC ${ }^{1}$ | When SM701 is OFF: 32 character comment output <br> When SM701 is ON: Upper 16 characters output | 16-character comment output |  |  |  |

${ }^{1}$ These instruction are not available for a Q00JCPU, Q00CPU or Q01CPU.

## A.3.7 $\quad$ Q series and System $Q$ instructions equivalent to $A$ series instructions

Since System Q and QnA CPUs do not use accumulators (A0, A1), the format of the AnU, AnN, and AnN CPU instructions that use accumulators has changed.

| Function | System Q CPU / QnA CPU |  | AnU CPU / AnA CPU / AnN CPU |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Instruction format | Remark | Instruction format | Remark |
| 16-bit rotation to right | ROR (d, n) | D: Rotation data | ROR (n) | Rotation data is set at A0 |
|  | RCR (d, n) | D: Rotation data The carry flag uses SM700 | RCR (n) | Rotation data is set at AO <br> Carry flag uses M9012 |
| 16-bit rotation to left | ROL ( $\mathrm{d}, \mathrm{n}$ ) | D: Rotation data | ROL (n) | Rotation data is set at A0 |
|  | $\mathrm{RCL}(\mathrm{d}, \mathrm{n})$ | D: Rotation data The carry flag uses SM700 | RCL ( $n$ ) | Rotation data is set at A0 <br> Carry flag uses M9012 |
| 32-bit rotation to right | DROR (d, n) | D: Rotation data | DROR ( n ) | Rotation data is set at AO and A 1 |
|  | DRCR (d, n) | D: Rotation data The carry flag uses SM700 | DRCR ( n ) | Rotation data is set at A 0 and A 1 Carry flag uses M9012 |
| 32-bit rotation to left | DROL (d, n) | D: Rotation data | DROL (n) | Rotation data is set at A 0 and A 1 |
|  | $\operatorname{DRCL}(\mathrm{d}, \mathrm{n})$ | D: Rotation data <br> The carry flag uses SM700 | DRCL (n) | Rotation data is set at $\mathrm{A0}$ and A 1 Carry flag uses M9012 |
| 16-bit data search | $\operatorname{SER}(\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}, \mathrm{n})$ | Search results are stored at the $D$ and $\mathrm{D}+1$ devices | $\operatorname{SER}(\mathrm{s} 1, \mathrm{~s} 2, \mathrm{n})$ | Search results stored at A0 and A1 |
| 32-bit data search | DSER ( $\mathrm{s} 1, \mathrm{~s} 2, \mathrm{~d}, \mathrm{n}$ ) | Search results are stored at the $D$ and $D+1$ devices | $\operatorname{DSER}(\mathrm{s} 1, \mathrm{~s} 2, \mathrm{n})$ | Search results stored at A0 and A1 Carry flag uses M9012 |
| 16-bit data bit Check | SUM (s, d) | Check results are stored at the $D$ device | SUM (s) | Check results stored at A0 |
| 32-bit data bit Check | DSUM (s, d) | Check results are stored at the $D$ device | DSUM (s) | Check results stored at A0 |
| Partial refresh | RFS ( $\mathrm{s}, \mathrm{n}$ ) | Added dedicated instruction | SEG ( $\mathrm{d}, \mathrm{n}$ ) | Only when M9052 is ON |
| 8 character ASCII conversion | \$MOV ( s , d) |  | ASC (d) |  |
| Carry flag set | SET (SM700) | No dedicated instruction | STC |  |
| Carry flag reset | RST (SM700) | No dedicated instruction | CLC |  |
| Jump to END instruction | GOEND | Added dedicated instruction | CJ (P255) | P255: END instruction designation |
| CHK instruction | $\begin{aligned} & \text { CHKST } \\ & \text { CHK } \end{aligned}$ | Added CHKST instruction | CJ (Pn) CHK (P255) |  |

${ }^{1}$ Not for Q00JCPU, Q00CPU and Q01CPU

## A.3.8 Comparision between QnA/Q2AS CPU and MELSEC System Q CPU

The following new instructions are applicable for a System Q CPU only.

| Function | Instruction |
| :--- | :---: |
| Reading of module information | UNIRD |
| Trace set | TRACE |
| Trace reset | TRACER |
| Writing of data to a designated file | S.FWRITE |
| Reading of data from a designated file | S.FREAD |
| Loading of a program from memory | PLOAD |
| Unloading (deletion) of a program from program memory | PSWAP |
| Unloading (deletion) of a program from program memory and loading of a program from <br> memory | PBMOV |
| High-speed block transfer of file register | S.TO |
| Writing in CPU shared memory |  |

The following table indicates QnA/Q2AS instructions which are not applicable for a System Q CPU.

| Function | Instruction |
| :--- | :---: |
| Batch write operation to EEPROM file register | EROMWR |
| Setting sampling trace (can be substituted by TRACE) | STRA |
| Resetting sampling trace (can be substituted by TRACER) | STRAR |
| Setting status latch | SLT |
| Resetting status latch | SLTR |
| Setting of program trace | PTRA |
| Resetting of program Trace | PTRAR |
| Execution of program trace | PTRAEXE |
| ASCII code LED display information | LED |
| LED display instructions for comments | LEDC |

Please notice that the processing of the following instructions is different in a QnA/Q2AS CPU compared with a CPU of the System Q.

| Function | Instruction |
| :---: | :---: |
| Output, setting and resetting of internal devices | OUT, SET, RST |
| Reading device comment data | COMRD |
| Print comment | PRC |
| Reset of error display and annunciator | LEDR |
| Conversion of binary data | BIN |
| Conversion of binary data | DBIN |
| Reading clock data | DATERD |
| Reading clock data | DATEWR |
| Interrupt program mask | IMASK |
| Refresh instruction | COM |
| Network refresh instruction | ZCOM |
| Reading routing parameters | RTREAD |
| Writing routing parameters | RTWRITE |
| Setting of a closed loop control | PIDINT |
| Closed loop control | PIDCONT |
| Counter 1-phase input up or down | UDCNT1 |
| Counter 2-phase input up or down | UDCNT2 |
| Pulse density | SPD |
| Pulse output | PLSY |
| Pulse width modulation | PWM |

NOTE When a program for a QnA CPU, which is used to access a special function module, is converted for a System Q CPU, please note the following:

- The System QCPU(Q-Mode) is not compatible to A/AnS series special function and network modules. Use the FROM/TO instruction to read data from and to write data to these modules.
- Some A/AnS instructions can still be used if the QnA, Q2AS, A or AnS series special function modules are replaced by System $Q$ special function modules. Refer to the appropriate manual of the special function module.


## A. 4 Overview of special relays

## A.4.1 Table of diagnostic special relays (MELSEC Q series and System Q)

Diagnostic special relays (SM) are internal relays the application of which is fixed in the PLC. Therefore, they cannot be used like other internal relays in a sequence program. However, some of them can be set ON or OFF in order to control the CPU.

NOTE The special relays SM1200 to SM1255 are used for QnA CPU. These relays are vacant with a System Q CPU.
The special relays from SM1500 onward are dedicated for Q4AR CPU.

The table below describes the meanings of the headings in the following table:

| Item | Meaning |
| :--- | :--- |
| Number | Indicates the number of the diagnostic special relay. |
| Name | Indicates the name of the diagnostic special relay. |
| Meaning | Contains the function of the diagnostic special relay in brief. |

(1) Diagnostic information

| Number | Name | Meaning | Description | Set by (if set) | A CPU M9[ ] [ ] [] | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SMO | Diagnostic errors | OFF: No error <br> ON: Error | ON if diagnosis results show error occurrence (Includes external diagnosis). <br> Stays ON subsequently even if normal operations restored. | $\underset{\text { (Error) }}{\mathrm{S}}$ | New | Rem |
| SM1 | Self-diagnostic error | OFF: No self-diagnosis errors <br> ON: Self-diagnosis | Comes ON when an error occurs as a result of self-diagnosis. Stays ON subsequently even if normal operations restored. | $\begin{gathered} \mathrm{S} \\ \text { (Error) } \end{gathered}$ | M9008 |  |
| SM5 | Error common information | OFF: No error common information <br> ON: Error common information | When SMO is $\mathrm{ON}, \mathrm{ON}$ if there is error common information. | $\begin{gathered} \mathrm{S} \\ \text { (Error) } \end{gathered}$ | New |  |
| SM16 | Error individual information | OFF: No error individual information <br> ON: Error individual information | When SMO is $\mathrm{ON}, \mathrm{ON}$ if there is error individual information. | $\underset{\text { (Error) }}{\mathrm{S}}$ | New |  |
| SM50 | Error reset | OFF $\rightarrow$ ON: Error reset | Conducts error reset operation. See Chapter 5 for further information. | U | New |  |
| SM51 | Battery low latch | OFF: Normal ON: Battery low | ON if battery voltage at CPU or memory card drops below rated value. <br> Stays ON subsequently even after normal operation is restored. <br> Synchronous with BAT. ALARM LED. | $\begin{gathered} \mathrm{S} \\ \text { (Error) } \end{gathered}$ | M9007 | $\bigcirc$ |
| SM52 | Battery low | OFF: Normal ON: Battery low | Same as SM51, but goes OFF subsequently when battery voltage returns to normal. | $\underset{\text { (Error) }}{\mathrm{S}}$ | M9006 |  |
| SM53 | AC DOWN detection | OFF: AC DOWN detected <br> ON: AC DOWN not detected | Comes ON when a AC power supply module is used and a momentary power interruption not exceeding 20 ms has occured; reset by turning the power OFF then ON again. | $\underset{\text { (Error) }}{\mathrm{S}}$ | M9005 | $\bigcirc$ |
|  |  |  | Comes ON when a DC power supply module is used and a momentary power interruption not exceeding 10 ms has occured; reset by turning the power OFF then ON again. |  |  | Q CPU |
|  |  |  | Comes ON when a DC power supply module is used and a momentary power interruption not exceeding 1 ms has occured; reset by turning the power OFF then ON again. |  |  | QnA CPU |
| SM54 | MINN link errors | OFF: Normal <br> ON: Error | Goes ON if MINI (S3) link error is detected at even one of the installed AJ71PT32 (S3) modules. <br> Stays ON subsequently even after normal operation is restored. | $\begin{gathered} \mathrm{S} \\ \text { (Error) } \end{gathered}$ | M9004 | QnA <br> CPU |
| SM56 | Operation errors | OFF: Normal <br> ON: Operation error | ON when operation error is generated. Stays ON subsequently even if normal operation is restored. | $\underset{\text { (Error) }}{\mathrm{S}}$ | M9011 | $\bigcirc$ |
| SM60 | Blown fuse detection | OFF: Normal <br> ON: Module with blown fuse | Comes ON even if there is only one output module with a blown fuse and remains ON even after return to normal. Blown fuse state is checked even for remote I/O station output modules. | $\begin{gathered} \mathrm{S} \\ \text { (Error) } \end{gathered}$ | M9000 | Rem |
| SM61 | 1/0 module Verification error | OFF: Normal <br> ON: Error | Comes 0 N if there is a discrepancy between the actual $1 / 0$ modules and the registered information when the power is turned on. <br> I/O module verification is also conducted for remote $1 / 0$ station modules. | $\underset{\text { (Error) }}{\mathrm{S}}$ | M9002 |  |
| SM62 | Annunciator detection | OFF: Not detected <br> ON: Detected | Goes ON if even one annunciator F goes ON . | S (Instruction execution) | M9009 | $\bigcirc$ |

(1) Diagnostic information

| Number | Name | Meaning | Description |  | Set by (if set) | A CPU M9[ ] [ ] [ ] | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM80 | CHK detection | OFF: Not detected <br> ON: Detected | Goes ON if error is detected by CHK instruction. Stays ON subsequently even after normal operation is restored. |  | (Instruction execution) | New | QnA CPU, <br> Q CPU (except QOOJ, Q00 and Q01CPU) |
| SM90 | Startup of watchdog timer for step transition (Enabled only when SFC program exists) | OFF: Not startet (watchdog timer reset) <br> ON: Started (watchdog timer started) | Corresponds to SD90 | Goes ON when measurement of step transition watchdog timer is commenced. Resets watchdog timer when it goes OFF. | U | M9108 |  |
| SM91 |  |  | Corresponds to SD91 |  |  | M9109 |  |
| SM92 |  |  | Corresponds to SD92 |  |  | M9110 |  |
| SM93 |  |  | Corresponds to SD93 |  |  | M9111 |  |
| SM94 |  |  | Corresponds to SD94 |  |  | M9112 |  |
| SM95 |  |  | Corresponds to SD95 |  |  | M9113 |  |
| SM96 |  |  | Corresponds to SD96 |  |  | M9114 |  |
| SM97 |  |  | Corresponds to SD97 |  |  | New |  |
| SM98 |  |  | Corresponds to SD98 |  |  | New |  |
| SM99 |  |  | Corresponds to SD99 |  |  | New |  |
| SM100 | Serial communication function in use | OFF: Serial communication is not in use <br> ON: Serial communication is used | Indicates whether the serial communication function in the serial communication setting parameter is selected or not. |  | $\begin{gathered} \mathrm{S} \\ \text { (power on or reset) } \end{gathered}$ | New | Q00J Q00 and Q01CPU |
| SM101 | Communication protocol status flag | OFF: Protocol for programming devices <br> ON: MC protocol | Indicates whether the device that is communicating via the RS232 interface is using the protocol for progamming devices or the MC protocol. |  | $\begin{gathered} \text { S } \\ \text { (RS232 communication) } \end{gathered}$ | New |  |
| SM110 | Protocol error | OFF: No error <br> ON: Error | Turns ON when an abnormal protocol was used to make communication in the serial communication function. Remains ON if the protocol is restored to normal thereafter. |  | $\underset{\text { (Error) }}{\mathrm{S}}$ | New |  |
| SM111 | Communication status | OFF: No error <br> ON: Error | Turns ON when the mode used to make communication was different from the setting in the serial communication function. Remains ON if the mode is restored to normal thereafter. |  | $\stackrel{S}{\text { (Error) }}$ | New |  |
| SM112 | Clear error information | ON: Clear diagnostic special relays and registers | When turned ON, the diagnostic special relays SM110 and SM111 are reset and the contents of the diagnostic special registers SD110 and SD111 is cleared. |  | U | New |  |
| SM113 | Overrun error | OFF: No error <br> ON: Error | Turns ON when an overrun error (to much data) occured during the serial communication. |  | $\underset{\text { (Error) }}{\mathrm{S}}$ |  |  |
| SM114 | Parity error | OFF: No error ON: Error | Turns ON when a parity error occured during the serial communication. |  | $\begin{gathered} \mathrm{S} \\ \text { (Error) } \end{gathered}$ |  |  |
| SM115 | Framing error | OFF: No error <br> ON: Error | Turns ON when a framing error occured during the serial communication. |  | $\begin{gathered} \mathrm{S} \\ \text { (Error) } \end{gathered}$ |  |  |

(2) System information

| Number | Name | Meaning | Description | Set by (if set) | A CPU M9[][][] | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM202 | LED off command | OFF $\rightarrow$ ON : LED off | At change from OFF to ON, the LEDs corresponding to the individual bits at SD202 go off. | U | New | (except QOOJ, Q00 and Q01CPU) |
| SM203 | STOP contact | STOP state | Goes ON at STOP state. | S <br> (Status change) | M9042 | $\bigcirc$ |
| SM204 | PAUSE contact | PAUSE state | Goes ON at PAUSE state. | S <br> (Status change) | M9041 |  |
| SM205 | STEP-RUN contact | STEP-RUN state | Goes ON at STEP-RUN state. | S <br> (Status change) | M9054 | (except Q00J, Q00 and Q01CPU) |
|  | PAUSE enable coil | OFF: PAUSE disabled <br> ON: PAUSE enabled | PAUSE state is entered if this relay is ON when the remote PAUSE contact goes ON. | U | M9040 | $\bigcirc$ |
| SM206 | Device test request acceptance status | OFF: Device test not yet executed <br> ON: Device test executed | Comes ON when the device test mode is executed on the programming software. | $\begin{gathered} \mathrm{S} \\ \text { (Request) } \end{gathered}$ | New | Q00J Q00 and Q01 CPU |
| SM210 | Clock data set request | OFF: Ignored <br> ON : Set request | When this relay goes from OFF to ON, clock data being stored from SD210 through SD213 after execution of END instruction for changed scan is written to the clock device. | U | M9025 |  |
| SM211 | Clock data error | OFF: No error ON: Error | ON when error is generated in clock data (SD210 through SD213) value and OFF if no error is detected. |  | M9026 |  |
| SM212 | Clock data display | OFF: Ignored ON: Display | Displays clock data as month, day, hour, minute and second at the LED display at front of CPU. <br> (Enabled only for Q3A-CPU and Q4A-CPU) | U | M9027 | Q3A, <br> Q4A <br> Q4AR <br> CPU |
| SM213 | Clock data read request | OFF: Ignored <br> ON: Read request | When this relay is ON , clock data is read to SD210 through SD213 as BCD values. | U | M9028 | Rem |
| SM240 | No. 1 CPU reset flag | OFF: No reset <br> ON: CPU 1 has been reset | This flag comes ON when the CPU no. 1 has been reset or has been removed from the base. The other CPUs of the multi-CPU system are also put in reset status. | S <br> (Status change) | New | Q02, <br> Q02H, <br> Q06H, <br> Q12H, <br> Q25H <br> CPU with function ver. Bor later |
| SM241 | No. 2 CPU reset flag | OFF: No reset <br> ON: CPU 2 has been reset | This flag comes ON when the CPU no. 2 has been reset or has been removed from the base. In the other CPUs of the multi-CPU system the error code 7000 ("MULTI CPU DOWN") will occure. | S <br> (Status change) | New |  |
| SM242 | No. 3 CPU reset flag | OFF: No reset <br> ON: CPU 3 has been reset | This flag comes ON when the CPU no. 3 has been reset or has been removed from the base. In the other CPUs of the multi-CPU system the error code 7000 ("MULTI CPU DOWN") will occure. | S <br> (Status change) | New |  |
| SM243 | No. 4 CPU reset flag | OFF: No reset <br> ON: CPU 4 has been reset | This flag comes ON when the CPU no. 4 has been reset or has been removed from the base. In the other CPUs of the multi-CPU system the error code 7000 ("MULTI CPU DOWN") will occure. | S <br> (Status change) | New |  |

(2) System information

| Number | Name | Meaning | Description | Set by (if set) | A CPU M9[ ] [ ] [ ] | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM244 | No. 1 CPU error flag | OFF: No error <br> ON: CPUno. 1 is stopped due to an error | The set flag indicates that an error has occured which has stopped the CPU. <br> The flag goes OFF when the CPU is normal or when an error occurs which will not stop the CPU. | S <br> (Status change) | New | Q02, <br> Q02H, <br> Q06H, <br> Q12H, <br> Q25H <br> CPUwith <br> function <br> ver. $B$ or <br> later |
| SM245 | No. 2 CPU error flag | OFF: No error <br> ON: CPU no. 2 is stopped due to an error |  | S <br> (Status change) | New |  |
| SM246 | No. 3 CPU error flag | OFF: No error <br> ON: CPUno. 3 is stopped due to an error |  | S <br> (Status change) | New |  |
| SM247 | No. 4 CPU error flag | OFF: No error <br> ON: CPU no.4is stopped due to an error |  | S <br> (Status change) | New |  |
| SM250 | Max. loaded I/O read | OFF: Ignored <br> ON: Read | When this relay goes from OFF to ON, maximum loaded I/O number is read to SD250. | U | New | (except <br> Q00J, <br> Q00 and <br> Q01CPU) |
| SM251 | 1/0 change flag | OFF: No replacement <br> ON: Replacement | After the head $I / O$ number of the $I / O$ module being replaced is set in SD251 online, I/O module replacement is enabled when this relay is ON . <br> (Only one module can be replaced at each setting.) To replace an I/O module in the RUN state, use the program or a peripheral device to turn this relay ON ; to replace an I/O module in the STOP state, turn this relay ON in the test mode of a peripheral device. <br> Do not switch between RUN and STOP states until I/O module replacement is completed. | $\underset{\text { (END) }}{\mathrm{S}}$ | M9054 | $\begin{aligned} & \text { Q2A(S1) } \\ & \text { Q3A, } \\ & \text { Q4A } \\ & \text { Q4AR } \\ & \text { CPU } \end{aligned}$ |
| SM252 | I/O change enabled | OFF: Replacement prohibited <br> ON: Replacement enabled | Goes ON when I/O replacement is enabled. | $\underset{\text { (END) }}{\mathrm{S}}$ | New |  |
| SM254 | All stations refresh command | OFF: Refresh the head station only <br> ON: Refresh all stations | Effective for the batch refresh and the low-speed cycle. If this relay is ON , a refresh is made for all stations | $\begin{gathered} \mathrm{S} \\ \text { (END) } \end{gathered}$ | New | Q CPU <br> (except Q00J, <br> Q00 and <br> Q01CPU) |
| SM255 | MELSECNET/10 module 1 information | OFF: Operative network <br> ON: Standby network | Goes ON for standby network. (If no designation has been made concerning active or standby, active is assumed.) | $\underset{\text { (Initial) }}{\mathrm{S}}$ | New | (except Q00J, Q00 and Q01CPU) |
| SM256 |  | OFF: Reads <br> ON: Does not read | For refresh from link to $C P U(B, W$, etc.) indicate whether to read from the link module. | U | New |  |
| SM257 |  | OFF: Writes <br> ON: Does not write | For refresh from CPU to link (B, W etc.) designate whether to write to the link module. | U | New |  |
| SM260 | MELSECNET/10 module 2 information | OFF: Operative network ON: Standby network | Goes ON for standby network. (If no designation has been made concerning active or standby, active is assumed.) | $\underset{\text { (Initial) }}{\mathrm{S}}$ | New | (except Q00J, Q00 and Q01CPU) |
| SM261 |  | OFF: Reads <br> ON: Does not read | For refresh from link to $C P U(B, W$, etc.) indicate whether to read from the link module. | U | New |  |
| SM262 |  | OFF: Writes <br> ON: Does not write | For refresh from CPU to link ( $B, W$ etc.) designate whether to write to the link module. | U | New |  |

(2) System information

| Number | Name | Meaning | Description | Set by (if set) | A CPU M9[ ] [ ] [] | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM265 | MELSECNET/10 module 3 information | OFF: Operative network <br> ON: Standby network | Goes ON for standby network. (If no designation has been made concerning active or standby, active is assumed.) | $\underset{\text { (Initial) }}{\mathrm{S}}$ | New | (except QOOJ, Q00 and Q01CPU) |
| SM266 |  | OFF: Reads <br> ON: Does not read | For refresh from link to $C P U(B, W$, etc.) indicate whether to read from the link module. | U | New |  |
| SM267 |  | OFF: Writes <br> ON: Does not write | For refresh from CPU to link ( $B, W$ etc.) designate whether to write to the link module. | U | New |  |
| SM270 | MELSECNET/10 module 4 information | OFF: Operative network <br> ON: Standby network | Goes ON for standby network. (If no designation has been made concerning active or standby, active is assumed.) | $\underset{\text { (Initial) }}{\mathrm{S}}$ | New |  |
| SM271 |  | OFF: Reads <br> ON: Does not read | For refresh from link to $C P U(B, W$, etc.) indicate whether to read from the link module. | U | New |  |
| SM272 |  | OFF: Writes <br> ON: Does not write | For refresh from CPU to link ( $B, W$ etc.) designate whether to write to the link module. | U | New |  |
| SM280 | CC-Link error | OFF: Normal ON: Error | Goes ON when a CC-Link error is detected in any of the installed QJ61QBT11. Goes OFF when normal operation is restored. | $\underset{\text { (Error) }}{\mathrm{S}}$ | New | Q CPU <br> (except QOOJ, <br> Q00 and <br> Q01CPU) |
|  |  |  | Goes ON when a CC-Link error is detected in any of the installed $A(1) / \sqrt{6} 1 Q B T 11$. Stays ON even after normal operation is restored. | $\begin{gathered} \mathrm{S} \\ \text { (Error) } \end{gathered}$ | New | QnA <br> CPU |
| SM315 | Communication reserved time delay enable flag | OFF: Witout delay ON: With delay | The usage of this flag is enabled when the time reserved for communication has been set in SD315 When this flag is turned ON , the END processing is delayed by the time set in SD315 if no communication is performed. The scan time increases by the time set in SD315. <br> When this flag is turned OFF, the END processing is performed without delay if there is no communication processing. | U | New | Q00J Q00 and Q01 CPU |
| SM320 | Presence/absence of SFC program | OFF: SFC program absent <br> ON: SFC program present | ON if SFC program is correctly registered, and OFF if not registered. <br> Goes OFF if SFC dedicated instruction is not correct. | $\underset{\text { (Initial) }}{\mathrm{S}}$ | M9100 | (except <br> Q00J, <br> Q00 and <br> Q01CPU) |
| SM321 | Start/stop SFC program | OFF: SFC program stop ON: SFC program start | Initial value is set at the same value as SM900. <br> (Goes ON automatically if SFC program is present.) <br> SFC program will not execute if this goes OFF prior to SFC program processing. <br> Subsequently, starts SFC program when this goes from OFF to ON. <br> Subsequently, stops SFC program when this goes from ON to OFF. | $\underset{(\text { Initial) }}{S / U}$ | M9101 format change |  |
| SM322 | SFC program start state | OFF: Initial start ON: Restart | Initial value is set at ON or OFF depending on parameters. When OFF, all execution states are cleared from time SFC program was stopped; starts from the initial step of block where the start request was made. <br> When ON, starts from execution block and execution step active at time SFC program was stopped. <br> (ON is enabled only when resumptive start has been designated at parameters.) <br> SM902 is not automatically designated for latch. | $\underset{(\text { Initial) }}{S / U}$ | M9102 format change |  |

(2) System information

| Number | Name | Meaning | Description | Set by (if set) | A CPU M9[ ] [ ] [ ] | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM323 | Presence/absence of continuous transition for entire block | OFF: Continuous transition not effective <br> ON: Continuous transition effective | When OFF, transition occurs at one scan/one step, for all blocks. <br> When ON, transition occurs continuously for all blocks in one scan. <br> In designation of individual blocks, priority is given to the continuous transition bit of the block. <br> (Designation is checked when block starts.) | U | M9103 | (except Q00J, Q00 and Q01CPU) |
| SM324 | Continuoustransition prevention flag | OFF: When transition is executed <br> ON: When no transition | When continuous transition is effective, goes ON when continuous transition is not being executed; goes OFF when continuous transition is being executed. Normally ON when continuous transition is not effective. | (Instruction execution) | M9104 |  |
| SM325 | Output mode at block stop | OFF: OFF <br> ON: Preserves | When block stops, selects active step operation output. All coil outputs go OFF when OFF. <br> Coil outputs are preserved when ON . | S (Status change) | M9196 |  |
| SM326 | SFC device clear mode | OFF: Clear device <br> ON: Preserves device | Selects the device status when the stopped CPU is run after the sequence profram or SFC program has been modified when the SFC program exists. | U | New |  |
| SM327 | Output during end step execution | OFF: OFF <br> ON: Preserves | Selects the output action of the step being held when a block is ended by executing the END step. When the relay is OFF, all coil outputs go OFF. When the relay is ON , all coil outputs are preserved. | S (Initial) U | New |  |
| SM330 | Operation mode for low-speed execution type programs | OFF: Asynchronous mode <br> ON: Synchronous mode | Asynchronous mode: Mode where the operations for the low-speed execution type program are continued during excess time. <br> Synchronous mode: Mode where the operations for the low-speed execution type program are started from the next scan even when there is excess time. | $\underset{\text { (END) }}{U}$ | New |  |

(3) System clocks/counters

| Number | Name | Meaning | Description | Set by (if set) | A CPU M9[ ] [ ] [] | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM400 | Always ON | $\mathrm{ON}$ <br> OFF | This flag is normally ON | $\begin{gathered} \mathrm{S} \\ \text { (Every END processing) } \end{gathered}$ | M9036 | $\bigcirc$ |
| SM401 | Always ON | ON OFF | This flag is normally OFF | $\begin{gathered} \mathrm{S} \\ \text { (Every END processing) } \end{gathered}$ | M9037 |  |
| SM402 | ON for 1 scan only after RUN | $\begin{array}{ll} \mathrm{ON} \\ \text { OFF } & \\ \hline \text { scan } \end{array}$ | After RUN, ON for 1 scan only. <br> This connection can be used for scan execution type programs only. | $\begin{gathered} \mathrm{S} \\ \text { (Every END processing) } \end{gathered}$ | M9038 |  |
| SM403 | After RUN, OFFfor 1 scan only | $\begin{array}{ll} \text { ON } & \longleftrightarrow \\ \text { OFF } & \\ \text { Ocan } \end{array}$ | After RUN, OFF for 1 scan only. <br> This connection can be used for scan execution type programs only. | $\begin{gathered} \mathrm{S} \\ \text { (Every END processing) } \end{gathered}$ | M9039 |  |
| SM404 | ON for 1 scan only after RUN | $\begin{array}{ll} \mathrm{ON} \\ \text { OFF } & \\ \hline 1 \text { scan } \end{array}$ | After RUN, ON for 1 scan only. <br> This connection can be used for scan execution type programs only. | $\begin{gathered} \text { S } \\ \text { (Every END processing) } \end{gathered}$ | New | (except <br> Q00J, <br> Q00 and <br> Q01CPU) |
| SM405 | After RUN, OFFfor 1 scan only | $\begin{array}{ll} \text { ON } & \longleftrightarrow \\ \text { OFF } & \\ \text { Osan } \end{array}$ | After RUN, OFF for 1 scan only. <br> This connection can be used for scan execution type programs only. | $\begin{gathered} \mathrm{S} \\ \text { (Every END processing) } \end{gathered}$ | New |  |
| SM409 | 0.01 second clock | $0.005 \mathrm{~s} \sqrt{0.0055}$ | Repeatedly changes between ON and OFF at 5-ms interval. <br> When power supply is turned OFF, or reset is performed, goes from OFF to start. | S <br> (Status change) | New | Q CPU <br> (except <br> Q00J, <br> Q00 and <br> Q01CPU) |
| SM410 | 0.1 second clock | $0.05 \mathrm{~s} \quad 0.05 \mathrm{~s}$ | Repeatedly changes between ON and OFF at each designated time interval. <br> Operation continues even during STOP. <br> When power supply is turned OFF, or reset is performed, goes from OFF to start. | S <br> (Status change) | M9030 | $\bigcirc$ |
| SM411 | 0.2 second clock | $0.1 \mathrm{~s} \sqrt{0.1 \mathrm{~s}}$ |  |  | M9031 |  |
| SM412 | 1 second clock | $0.5 \mathrm{~s}$ |  |  | M9032 |  |
| SM413 | 2 second clock | 1 s |  |  | M9033 |  |
| SM414 | 2 x n second clock | $n^{n(s)}{ }^{n(s)}$ | Goes between ON and OFF in accordance with the number of seconds designated by SD414. |  | M9034 format change |  |
| SM415 | 2 xnms clock | $n^{n(m s)} \sqrt{n(m s)}$ | Goes between ON and OFF in accordance with the number of milliseconds designated by SD415. | S <br> (Status change) | New | Q CPU <br> (except <br> QOOJ, <br> Q00 and <br> Q01CPU |

(3) System clocks/counters

(4) Scan information

| Number | Name | Meaning | Description | Set by (if set) | $\begin{aligned} & \text { A-CPU } \\ & \text { M9[][][] } \end{aligned}$ | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM510 | Low speed program execution flag | OFF: Completed or not executed <br> ON: Execution under way | Goes ON when low-speed execution type program is executed. | S (Every END processing) | New | (except QOOJ, |
| SM551 | Reads module service interval | OFF: Ignored <br> ON: Read | When this goes from OFF to ON, the module service interval designated by SD550 is read to SD551 through 552. | U | New | Q00 and Q01CPU) |

(5) Memory cards

| Number | Name | Meaning | Description | Set by (if set) | A CPU M9[][][] | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM600 | Memory card A usable flags | OFF: Unusable <br> ON: Use enabled | ON when memory card $A$ is ready for use by user. | $\underset{\text { (Initial) }}{\mathrm{S}}$ | New | (except Q00J, Q00 and Q01CPU) |
| SM601 | Memory card A protect flag | OFF: No protect <br> ON: Protect | Goes ON when memory card A protect switch is ON . | $\underset{\text { (Initial) }}{\text { S }}$ | New |  |
| SM602 | Drive 1 flag | OFF: No drive 1 <br> ON: Drive 1 present | Goes ON when drive 1 (card 1 RAM area) is present. | $\underset{\text { (Initial) }}{\mathrm{S}}$ | New |  |
| SM603 | Drive 2 flag | OFF: No drive 2 <br> ON: Drive 2 present | Goes ON when drive 2 (card 1 ROM area) is present. | $\underset{\text { (Initial) }}{\mathrm{S}}$ | New |  |
| SM604 | Memory card A in-use flag | OFF: Not in use <br> ON: In use | Goes ON when memory card A is in use. | $\underset{\text { (Initial) }}{S}$ | New |  |
| SM605 | Memory card A remove/insert prohibit flag | OFF: Remove/insert enabled <br> ON: Remove/insert prohibited | Goes ON when memory card A cannot be inserted or removed. | U | New |  |
| SM620 | Memory card B usable flags | OFF: Unusable <br> ON: Use enabled | Always ON | $\underset{\text { (Initial) }}{\text { S }}$ | New | Q CPU |
|  |  |  | ON when memory card B is ready for use by user. | $\underset{\text { (Initial) }}{S}$ | New | $\begin{aligned} & \text { Q2A(S1) } \\ & \text { Q3A } \\ & \text { Q4A } \\ & \text { Q4AR } \end{aligned}$ |
| SM621 | Memory card B protect flag | OFF: No protect <br> ON: Protect | Always ON | $\underset{\text { (Initial) }}{\mathrm{S}}$ | New | Q CPU |
|  |  |  | Goes ON when memory card B protect switch is ON . | $\underset{\text { (Initial) }}{\mathrm{S}}$ | New | $\begin{aligned} & \text { Q2A(S1) } \\ & \text { Q3A } \\ & \text { Q4A } \\ & \text { Q4AR } \end{aligned}$ |
| SM622 | Drive 3 flag | OFF: No drive 3 <br> ON: Drive 3 present | Always ON | $\underset{\text { (nitial) }}{\mathrm{S}}$ | New | Q CPU |
|  |  |  | Goes ON when drive 3 (card 2 RAM area) is present. |  | New | $\begin{aligned} & \text { Q2A(S1) } \\ & \text { Q3A } \\ & \text { Q4A } \\ & \text { Q4AR } \end{aligned}$ |
| SM623 | Drive 4 flag | OFF: No drive 4 <br> ON: Drive 4 present | Always ON | $\underset{\text { (Initial) }}{\mathrm{S}}$ | New | Q CPU |
|  |  |  | Goes ON when drive 4 (card 2 ROM area) is present. | $\underset{\text { (Initial) }}{\mathrm{S}}$ | New | $\begin{aligned} & \text { Q2A(S1) } \\ & \text { Q3A } \\ & \text { Q4A } \\ & \text { Q4AR } \end{aligned}$ |
| SM624 | Memory card B in-use flag | OFF: Not in use <br> ON: In Use | Goes ON when memory card B is in use. | $\underset{\text { (Initial) }}{S}$ | New |  |
| SM625 | Memory card B remove/insert prohibit flag | OFF: Remove/insert enabled <br> ON: Remove/insert prohibited | Goes ON when memory card B cannot be inserted or removed. | U | New |  |

(5) Memory cards (continued)

| Number | Name | Meaning | Description | Set by (if set) | $\begin{aligned} & \text { A CPU } \\ & \text { M9[ ] [ ] [ ] } \end{aligned}$ | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM640 | File register use | OFF: File register not in use <br> ON : File register in use | Goes ON when file register is in use. | S <br> (Status change) | New | $\bigcirc$ |
| SM650 | Comment use | OFF: Comment not used <br> ON : Comment in use | Goes ON when comment ile is in use. | S <br> (Status change) | New | (except QOOJ, Q00 and Q01CPU |
| SM660 | Boot operation | OFF: Internal memory execution <br> ON: Boot operation in progress | Goes ON while boot operation is in process Goes OFF if boot designation switch is OFF. | S <br> (Status change) | New | $\bigcirc$ |
| SM672 | Memory card A file register access range flag | OFF: Within access range <br> ON : Outside access range | Goes ON when access is made to area outside the range of file register R of memory card A (set within END processing). <br> Reset at user program. | S/U | New | (except QOOJ, Q00 and Q01CPU) |
| SM673 | Memory card B file register access range flag | OFF: Within access range <br> ON: Outside access range | Goes ON when access is made outside the range of file registers, R. of memory card B (set within END processing). <br> Reset at user program | S/U | New | $\begin{aligned} & \text { Q2A(S1) } \\ & \text { Q3A } \\ & \text { Q4A } \\ & \text { Q4AR } \end{aligned}$ |

(6) Instruction related diagnostic special relays

| Number | Name | Meaning | Description | Set by (if set) | A CPU M9[ ] [ ] [ ] | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM700 | Carry flag | OFF: Carry OFF ON: Carry ON | Carry flag used in application instruction. | S (Instruction execution) | M9012 | $\bigcirc$ |
| SM701 | Number of output characters selection | OFF: 16 characters output <br> ON: Outputs until NUL | When SM701 is OFF, 16 characters of ASCII code are output. <br> When SM701 is ON , output conducted until $\mathrm{NUL}\left(\mathrm{OOH}_{\mathrm{H}}\right)$ code is encountered. | U | M9049 | (except Q00J, Q00 and Q01CPU) |
| SM702 | Search method | OFF: Search next ON: 2-part search | Designates method to be used by search instruction. Data must be arranged for 2-part search. | U | New |  |
| SM703 | Sort order | OFF: Ascending order <br> ON: Descending order | The sort instruction is used to designate whether data should be sorted in ascending order or in descending order. | U | New | $\bigcirc$ |
| SM704 | Block comparison | OFF: Non-match found ON: All match | Goes ON when all data conditions have been met for the BKCMP instruction. | S (Instruction execution) | New |  |
| SM707 | Selection of real number instruction processing type | OFF: Speed optimized <br> ON: Accuracy optimized | When SM707 is OFF, real number instructions are processed at high speed When SM707 is 0 N , real number instructions are processed with high accuracy | U | New | Q4AR |

(6) Instruction related diagnostic special relays

| Number | Name | Meaning | Description | Set by (if set) | A CPU M9[ ] [ ] [ ] | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM710 | CHK instruction priority ranking flag | OFF: Conditions priority <br> ON: Pattern priority | Remains as originally set when OFF. CHK priorities updated when ON . | S (Instruction execution) | New | (except Q00J, Q00 and Q01CPU) |
| SM711 | Divided transmission status | OFF: Other than during divided processing <br> ON: During divided processing | In processing of AD57(S1), goes ON when screen is split for transfer, and goes OFF when split processing is completed. | S (Instruction execution) | M9065 | OnA |
| SM712 | Transmission processing selection | OFF: Batch transmission ON: Divided transmission | In processing of AD57(S1), goes ON when canvas screen is divided for transfer. | S (Instruction execution) | M9066 |  |
| SM714 | Communication request registration area BUSY signal | OFF: Communication request to remote terminal module enabled <br> ON: Communication request to remote terminal module disabled | Used to determine whether communications requests to remote terminal modules connected to the AJ71PT32-S3 or A2CCPU can be executed or not. | S (Instruction execution) | M9081 |  |
| SM715 | El flag | OFF: During DI ON: During El | ON when El instruction is being executed. | S (Instruction execution) | New | $\bigcirc$ |
| SM720 | Comment read completion flag | OFF: Comment read not completed <br> ON: Comment read completed | SM720 is set for one scan after the execution of the COMRD or PRC instruction | S <br> (Status change) | New | Q CPU (except Q00J, Q00 and Q01CPU) |
| SM721 | File being accessed | OFF: File is not accessed <br> ON: File is accessed | This flag is ON while a file is being accessed by the S.FWRITE, S.FREAD, COMRD, PRC, or LEDC instruction | S <br> (Status change) | New | Q CPU |
| SM722 | BIN/DBIN instruction error disabling flag | OFF: Error enabled ON: Error disabled | When this flag is set, an "OPERATION ERROR" is suppressed for both the BIN and the DBIN instruction | U | New |  |
| SM730 | BUSY signal for CC-Link communication request registration area | OFF: Request for communication with intelligent device station enabled <br> ON: Request for communication with intelligent device station enabled | This flag is used for determination whether to enable or disable the communication request for the intelligent device station connected with A(1S)J61QBT11. | S (Instruction execution) | New | $\begin{aligned} & \text { QnA } \\ & \text { CPU } \end{aligned}$ |
| SM736 | PKEY instruction execution in progress flag | OFF: Instruction not executed <br> ON: Instruction execution | ON when PKEY instruction is being executed. Goes OFF when CR is input, or when input character string reaches 32 characters. | S (Instruction execution) | New | (except <br> Q00J, <br> Q00 and <br> Q01CPU) |
| SM737 | Keyboard input recention flag for PKEY instruction | OFF: Keyboard input reception enabled <br> ON: Keyboard input reception disabled | Goes ON when keyboard input is being conducted. Goes when keyboard input has been stored at the CPU. | S (Instruction execution) | New |  |
| SM738 | MSG instruction reception flag | OFF: Instruction not executed ON: Instruction execution | Goes ON when MSG instruction is executed. | S (Instruction execution) | New |  |

(6) Instruction related diagnostic special relays

| Number | Name | Meaning | Description | Set by (if set) | A CPU M9[][][] | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM774 | PID bumpless processing | OFF: Forces match <br> ON: Does not force match | In manual mode, designates whether or not to force the $S V$ value to match the $P V$ value. | U | New | (except Q00J, Q00 and Q01CPU) |
| SM775 | Selection of link refresh processing during COM instruction execution | OFF: Performs link refresh <br> ON: No link refresh performed | Select whether or not to perform link refresh processing in cases where only general data processing will be conducted during the execution of the COM instruction. | U | New | $\bigcirc$ |
| SM776 | Enable local device at CALL | OFF: Local device disabled ON: Local device enabled | This flag specifies whether to enable or disable the local device in the program called at the CALL instruction. | U | New | (except |
| SM777 | Enable local device in interrupt program | OFF: Local device disabled ON: Local device enabled | This flag specifies whether to enable or disable the local device at the execution of an interrupt program. | U | New | Q00 and Q01CPU) |
| SM780 | CC-Link dedicated instruction executable | OFF: CC-Link dedicated instruction executable ON: CC-Link dedicated instruction not executable | This flag switches ON when the number of the CC-Link dedicated instructions that can be executed simultaneously reaches 32 . <br> When the number goes below 32 , the flag is reset. | S <br> (Status change) | New | QnA <br> CPU |

(7) Debugging

| Number | Name | Meaning | Description | Set by (if set) | $\begin{aligned} & \text { A-CPU } \\ & \text { M9[ ] [] [] } \end{aligned}$ | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM800 | Trace preparation | OFF: Not prepared ON: Ready | Goes ON when the trace preparation is completed. | S <br> (Status change) | New | Q CPU <br> (except Q00J, <br> Q00 and <br> Q01CPU) |
|  | Sampling trace preparation |  | Goes ON when sampling trace is ready. | S <br> (Status change) |  | QnA CPU |
| SM801 | Trace start | OFF: Suspend <br> ON: Start | Trace is started when this goes ON . <br> Suspended when OFF (Related special M all OFF). | U | M9047 | Q CPU <br> (except Q00J, Q00 and Q01CPU) |
|  | Sampling trace start |  | Sampling trace started when this goes ON . Suspended when OFF (Related special M all OFF). | U |  | $\begin{aligned} & \text { QnA } \\ & \text { CPU } \end{aligned}$ |
| SM802 | Trace execution in progress | OFF: Suspend <br> ON: Start | Goes ON during execution of trace. | S <br> (Status change) | M9046 | Q CPU <br> (except Q00J, Q00 and Q01CPU) |
|  | Sampling trace execution in progress |  | Goes ON during execution of sampling trace. | S <br> (Status change) |  | $\begin{aligned} & \text { QnA } \\ & \text { CPU } \end{aligned}$ |
| SM803 | Trace trigger | OFF $\rightarrow$ ON: Start | Sampling trace trigger goes ON when this goes from OFF to ON (Identical to TRACE instruction execution state). | U | M9044 | Q CPU <br> (except QOOJ, Q00 and Q01CPU) |
|  | Sampling trace trigger |  | Sampling trace trigger goes ON when this goes from OFF to ON (Identical to STRA instruction execution state) | U |  | QnA CPU |
| SM804 | After Trace trigger | OFF: Not after trigger <br> ON: After trigger | Goes ON after trace trigger is triggered. | S <br> (Status change) | New | Q CPU <br> (except Q00J, <br> Q00 and Q01CPU) |
|  | After Sampling trace trigger |  | Goes ON after sampling trace is triggered. | S <br> (Status change) |  | $\begin{aligned} & \text { QnA } \\ & \text { CPU } \end{aligned}$ |
| SM805 | Trace completed | OFF: Not completed ON: End | Goes ON at completion of trace. | S <br> (Status change) | M9043 | Q CPU <br> (except QOOJ, <br> Q00 and <br> Q01CPU) |
|  | Sampling trace completed |  | Goes ON at completion of sampling trace. | S <br> (Status change) |  | QnA CPU |
| SM806 | Status latch preparation | OFF: Not prepared ON: Ready | Goes ON when status latch is ready. | S <br> (Status change) | New | QnA <br> CPU |
| SM807 | Status latch command | OFF $\rightarrow$ ON: Latch | Runs status latch command. | U | New |  |
| SM808 | Status latch completion | OFF: Latch not completed <br> ON: Latch completed | Comes ON when status latch is completed. | S <br> (Status change) | M9055 |  |
| SM809 | Status latch clear | OFF $\rightarrow$ ON: Clear | Enable next status latch. | U | New |  |
| SM810 | Program trace preparation | OFF: Not ready ON: Ready | Goes ON when program trace is ready. | S <br> (Status change) | New |  |

(7) Debugging

| Number | Name | Meaning | Description | Set by (if set) | $\begin{aligned} & \text { A-CPU } \\ & \text { M9[ ] [] [] } \end{aligned}$ | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM811 | Start program trace | OFF: Suspend ON: Start | Program trace started when this goes ON. <br> Suspended when OFF (Related special M all OFF). | U | New | QnA <br> CPU |
| SM812 | Program trace execution underway | OFF: Suspend ON: Start | ON when program trace execution is underway. | S <br> (Status change) | New |  |
| SM813 | Program trace trigger | OFF $\rightarrow$ ON: Start | Program trace trigger goes ON when this goes from OFF to ON (Identical to PTRA instruction execution status). | U | New |  |
| SM814 | After program trace trigger | OFF: Not after trigger ON: After trigger | Goes ON after program trace trigger. | S <br> (Status change) | New |  |
| SM815 | Program trace completion | OFF: Not completed ON: END | Goes ON at completion of program trace. | S <br> (Status change) | New |  |
| SM820 | Step trace preparation | OFF: Not prepared ON: Ready | Goes ON after program trace registration, at ready. | S <br> (Status change) | New | (except Q00J, Q00 and Q01CPU) |
| SM821 | Step trace starts | OFF: Suspend ON: Start | When this goes ON, step trace is started Suspended when OFF (Related special M all OFF) | U | M9182 <br> format change |  |
| SM822 | Step trace execution underway | OFF: Suspend ON: Start | Goes ON when step trace execution is underway Goes OFF at completion or suspension | S <br> (Status change) | M9181 |  |
| SM823 | After step trace trigger | OFF: Not after trigger <br> ON: Is after first trigger | Goes ON if even 1 block within the step trace being executed is triggered. <br> Goes OFF when step trace is commenced. | S <br> (Status change) | New |  |
| SM824 | Step trace <br> After trigger | OFF: Is not after all triggers <br> ON: Is after all triggers | Goes ON if all blocks within the step trace being executed are triggered. <br> Goes OFF when step trace is commenced. | S <br> (Status change) | New |  |
| SM825 | Step trace completed | OFF: Not completed ON: End | Goes ON at step trace completion. Goes OFF when step trace is commenced. | S <br> (Status change) | M9180 |  |
| SM826 | Trace error | OFF: Normal <br> ON: Error | Goes ON if error occurs during execution of trace/sampling trace. | S <br> (Status change) | New | Q CPU <br> (except <br> Q00J, <br> Q00 and <br> Q01CPU) |
|  | Sampling trace error |  |  | S <br> (Status change) |  | $\begin{aligned} & \text { QnA } \\ & \text { CPU } \end{aligned}$ |
| SM827 | Status latch error | OFF: Normal ON: Error | Goes ON if error occurs during execution of status latch | S <br> (Status change) | New | $\begin{aligned} & \text { QnA } \\ & \text { CPU } \end{aligned}$ |
| SM828 | Program trace error | OFF: Normal ON: Error | Goes ON if error occurs during execution of program trace. | S <br> (Status change) | New |  |

(8) Latch Area

| Number | Name | Meaning | Description | Set by (if set) | $\begin{aligned} & \text { A-CPU } \\ & \text { M9[ ] [] [] } \end{aligned}$ | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SM900 | Power cut file | OFF: No power cut file <br> ON: Power cut file present\| | Goes ON if power was interrupted while a file was being accessed. | S/U <br> (Status change) | New | $\begin{aligned} & \text { QnA } \\ & \text { CPU } \end{aligned}$ |
| SM910 | RKEY registration flag | OFF: Keyboard input not registered <br> ON: Keyboard input registered | Goes ON at registration of keyboard input. OFF if keyboard input is not registered. | (Instruction execution) | New | (except <br> QOOJ, <br> Q00 and <br> Q01CPU) |

(9) A to System Q/QnA series conversion correspondences

For a conversion from the MELSEC A series to the MELSEC Q series or the MELSEC System Q the special relays M9000 through M9255 (A series) correspond to the diagnostic relays SM1000 through SM1255 (System Q/Q series).
These diagnostic special relays are all set by the system and cannot be changed by a userprogram. Users intending to set or reset these relays should alter their programs so that only real System Q/QnA diagnostic special relays are applied. An exception are the special relays M9084 and M9200 through M9255. If a user can set or reset some of these special relays befor conversion, the user can also set and reset the corresponding relays among SM1084 and SM1200 through SM1255 after the conversion.
Refer to the manuals of the CPUs and the networks MELSECNET and MELSECNET/B for detailed information on the special relays of the A series.

NOTE The processing time may be longer when converted special relays are used with a System $Q$ CPU. Don't select "A-PLC: Use special relay/special register from SM/SD 1000" within the PC system setting in the GX Developer parameters when converted special relays are not used.

When a special relay for modification is provided, the device number should be changed to the provided System Q/QnA CPU special relay. When no special relay for modification is provided, the converted special relay can be used for the device number.

Table of special relays and diagnostic relays

| A CPU special relay | Special relay after conversion | Equivalent System Q/QnA diagnostic special relay | Name | Meaning | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: |
| M9000 | SM1000 | - | Fuse blown | OFF: Normal <br> ON: Fuse blown module with blown fuse present | $\begin{gathered} \text { System } \\ \text { Q/ } \\ \text { QnA CPU } \end{gathered}$ |
| M9002 | SM1002 | - | I/O module verification error | OFF: Normal ON: Error |  |
| M9004 | SM1004 | - | MINI link error | OFF: Normal ON: Error | QnA CPU |
| M9005 | SM1005 | - | AC DOWN detection | OFF: AC DOWN not detected ON: AC DOWN detected | $\begin{gathered} \text { System } \\ \text { Q/ } \\ \text { QnA CPU } \end{gathered}$ |
| M9006 | SM1006 | - | Battery low | OFF: Normal ON: Battery low |  |
| M9007 | SM1007 | - | Battery low (latched) | OFF: Normal ON: Battery low |  |
| M9008 | SM1008 | SM1 | Self-diagnostic error | OFF: No error ON: Error |  |
| M9009 | SM1009 | SM62 | Annunciator detection | OFF: No F number detected ON: F number detected |  |
| M9011 | SM1011 | SM56 | Operation error flag | OFF: No error <br> ON: Error |  |
| M9012 | SM1012 | SM700 | Carry Flag | OFF: Carry OFF ON: Carry ON |  |
| M9016 | SM1016 | The device does not work with a System Q/QnA CPU | Data memory clear flag | OFF: Ignored ON: Output cleared |  |
| M9017 | SM1017 | The device does not work with a System Q/QnA CPU | Data memory clear flag | OFF: Ignored ON: Output cleared |  |

Table of special relays and diagnostic relays


## Overview of special relays

Table of special relays and diagnostic special relays (continued)

| A CPU special relay | Special relay after conversion | Equivalent QnA diagnostic special relay | Name | Meaning | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: |
| M9039 | SM1039 | - | RUN flag (After RUN, OFF for 1 scan only) |  | $\begin{gathered} \text { System } \\ \text { Q/ } \\ \text { QnA CPU } \end{gathered}$ |
| M9040 | SM1040 | SM206 | PAUSE enable coil | OFF: PAUSE disabled <br> ON: PAUSE enabled |  |
| M9041 | SM1041 | SM204 | PAUSE status contact | OFF: PAUSE not in effect ON: PAUSE in effect |  |
| M9042 | SM1042 | SM203 | STOP status contact | OFF: STOP not in effect ON: STOP in effect |  |
| M9043 | SM1043 | SM805 | Sampling trace completed | OFF: Sampling trace in progress <br> ON: Sampling trace completed |  |
| M9044 | SM1044 | SM803 | Sampling trace | $0 \rightarrow 1 \text { STRA }$ <br> Same as execution <br> $1 \rightarrow 0$ STRAR <br> Same as execution |  |
| M9045 | SM1045 | The device does not work with a System Q/QnA CPU. | Watchdog timer (WDT) reset | OFF: Does not reset WDT ON: Resets WDT |  |
| M9046 | SM1046 | SM802 | Sampling trace | OFF: Trace not in progress ON: Trace in progress |  |
| M9047 | SM1047 | SM801 | Sampling trace preparations | OFF: Sampling Trace suspended ON: Sampling Trace started |  |
| M9049 | SM1049 | SM701 | Selection of number of characters output | OFF: Output until NUL <br> ON: 16 characters output |  |
| M9051 | SM1051 | The device does not work with a System Q/QnA CPU. | CHG instruction execution disable | OFF: Enabled ON: Disable |  |
| M9052 | SM1052 | The device does not work with a System Q/QnA CPU. | SEG instruction switch | OFF: 7 segment display <br> ON: I/O partial refresh |  |
| M9054 | SM1054 | SM205 | STEP RUN flag | OFF: STEP RUN not in effect ON: STEP RUN in effect |  |
| M9055 | SM1055 | SM808 | Status latch completion flag | OFF: Not completed <br> ON: Completed | QnA CPU |
| M9056 | SM1056 | These devices do not work with a System Q/QnA CPU. | Main side P, I set request | OFF: Other than when P, I set being | $\begin{gathered} \text { System } \\ \text { Q/ } \\ \text { QnA CPU } \end{gathered}$ |
| M9057 | SM1057 |  | Sub side P, I set request |  |  |
| M9058 | SM1058 |  | Main program P, I set completion | Momentarily ON at P, I set completion |  |
| M9059 | SM1059 |  | Sub program P, I set completion | Momentarily ON at P, I set completion |  |
| M9060 | SM1060 |  | Sub program 2 P , I set request | OFF: Other than when P, I set being requested <br> ON: P, I set being requested |  |
| M9061 | SM1061 |  | Sub program 3 P , I set request |  |  |

Table of special relays and diagnostic special relays (continued)

| A CPU special relay | Special relay after conversion | Equivalent QnA diagnostic special relay | Name | Meaning | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: |
| M9065 | SM1065 | SM711 | Divided processing execution detection | OFF: Divided processing not underway ON: During divided processing | QnA CPU |
| M9066 | SM1066 | SM712 | Divided processing request flag | OFF: Batch processing <br> ON: Divided processing |  |
| M9070 | SM1070 | The device does not work with a System Q/QnA CPU. | A8UPU/A8PUJ required search time | OFF: Read time not shortened <br> ON: Read time shortened | $\begin{gathered} \text { System } \\ \text { Q/ } \\ \text { QnACPU } \end{gathered}$ |
| M9081 | SM1081 | SM714 | Communication request registration area BUSY signal | OFF: Empty spaces in communication request registration area <br> ON: No empty spaces in communication request registration area | QnA CPU |
| M9084 | SM1084 | The device does not work with a System Q/QnA CPU. | Error check | OFF: Error check executed ON: No error check | $\begin{gathered} \text { System } \\ \text { Q/ } \\ \text { QnA CPU } \end{gathered}$ |
| M9091 | SM1091 | The device does not work with a System Q/QnA CPU. | Instruction error flag | OFF: No error ON: Error |  |
| M9094 | SM1094 | SM251 | 1/0 change flag | OFF: Replacement <br> ON: No replacement | QnA CPU |
| M9100 | SM1100 | SM320 | Presence/absence of SFC program | OFF: SFC programs not used ON: SFC programs used | $\begin{gathered} \text { System } \\ \text { Q/ } \\ \text { QnACPU } \end{gathered}$ |
| M9101 | SM1101 | SM321 | Start/stop SFC program | OFF: SFC programs stop ON: SFC programs start |  |
| M9102 | SM1102 | SM322 | SFC program start state | OFF: Initial Start ON: Continue |  |
| M9103 | SM1103 | SM323 | Presence/absence of continuous transition | OFF: Continuous transition not effective ON: Continuous transition effective |  |
| M9104 | SM1104 | SM324 | Continuous transition suspension flag | OFF: When transition is completed <br> ON: When no transition |  |
| M9108 | SM1108 | SM90 | Step transition watchdog timer start (equivalent of D9108) | OFF: Watchdog timer reset <br> ON: Watchdog timer reset start |  |
| M9109 | SM1109 | SM91 | Step transition watchdog timer start (equivalent of D9109) |  |  |
| M9110 | SM1110 | SM92 | Step transition watchdog timer start (equivalent of D9110) |  |  |
| M9111 | SM1111 | SM93 | Step transition watchdog timer start (equivalent of D9111) |  |  |
| M9112 | SM1112 | SM94 | Step transition watchdog timer start (equivalent of D9112) |  |  |
| M9113 | SM1113 | SM95 | Step transition watchdog timer start (equivalent of D9113) |  |  |
| M9114 | SM1114 | SM96 | Step transition watchdog timer start (equivalent of D9114) |  |  |
| M9180 | SM1180 | SM825 | Active step sampling trace execution flag | OFF: Trace will be started ON: Trace completed |  |
| M9181 | SM1181 | SM822 | Active step sampling trace execution flag | OFF: Trace not being executed <br> ON: Trace execution under way |  |

## Overview of special relays

Table of special relays and diagnostic special relays (continued)

| A CPU special <br> relay | Special relay after <br> conversion | Equivalent <br> QnA diagnostic <br> special relay | Name | Meaning |
| :--- | :--- | :--- | :--- | :--- | :--- |
| M9182 | SM1182 | SM821 | Active step sampling trace <br> permission | OFF: Trace disable/suspend <br> ON: Trace enable |
| for: |  |  |  |  |

Table of special relays and diagnostic special relays (continued)
$\left.\left.\begin{array}{|l|l|l|l|l|l|}\hline \begin{array}{l}\text { A CPU special } \\ \text { relay }\end{array} & \begin{array}{l}\text { Special relay after } \\ \text { conversion }\end{array} & \begin{array}{l}\text { Equivalent } \\ \text { QnA diagnostic } \\ \text { special relay }\end{array} & \text { Name } & \text { Meaning } \\ \hline \text { M9232 } & \text { SM1232 } & - & \text { Local station operation state } & \begin{array}{l}\text { OFF: RUN or STEP RUN state } \\ \text { ON: STOP or PAUSE state }\end{array} \\ \hline \text { M9233 } & \text { SM1233 } & \text { SM1235 } & & & \text { Local station error detect state }\end{array}\right\} \begin{array}{l}\text { OFF: No errors } \\ \text { ON: Error detection }\end{array}\right]$

## A.4.2 Table of special relays (M) (A series)

Special relays (M) are internal relays provided for a large number of application varieties like error indication, special functions, etc. The following table contains an overview of the entire MELSEC A series special relays including a description of their purposes.
In general there are two types of special relays:

- Special relays that are set automatically by the CPU and can only be reset by the user.
- Special relays that can be set or reset only under certain conditions depending on their functions.

NOTE The usage of special relays in a sequence program has to be checked accordingly.
Special relays that are tagged by ©, © or © in the margin "Number" cannot be set or reset randomly. The according explanations are given following this table on page 37.
In how far a special relay can be used in combination with a certain CPU is listed in the table below:

| CPU |  | Meaning |
| :--- | :--- | :--- |
|  |  | For all CPU types without restrictions |
| $\bigcirc$ | (AnA-CPU) | Not for the specified CPU(s) |
| - | A2C-CPU | For the specified CPU(s) only |



Overview of special relays

| Number | Meaning | Status |  | Description | CPU |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| M9027 | Clock data display | OFF: ON: | No processing Display | Clock data is read from D9025 to D9028 and month, day, hour, minute and minute are indicated on the CPU front LED display. | - | Usable with A3N, A3N-F, A3A, A73 and A3N board. |
| $\begin{gathered} \boldsymbol{2} \\ \text { M9028 } \end{gathered}$ | Clock data read request | OFF: ON: | No processing Read request | Reads clock data to D9025-D9028 in BCD when M9028 is on. | - | Unusable with An, A3H. A3M, A3V, A2C and AOJ2H. |
| M9030 | 0,1 second clock | OFF: <br> ON: | $\begin{aligned} & 0,05 \mathrm{~s} \\ & 0,05 \mathrm{~s} \end{aligned}$ | 0,1 second, 0,2 second, 1 second, 2 second and 1 minute clocks are generated. Not turned on and off per scan but turned on and off even during scan if corresponding time has elapsed. <br> Starts with off when power is turned on or reset is performed. |  | Unusable with A3V |
| M9031 | 0,2 second clock | OFF: <br> ON: | $\begin{aligned} & 0,1 \mathrm{~s} \\ & 0,1 \mathrm{~s} \end{aligned}$ |  |  |  |
| M9032 | 1 second clock | OFF: <br> ON: |  |  |  |  |
| M9033 | 2 second clock | OFF: ON: |  |  |  |  |
| M9034 | 1 minute clock | OFF: <br> ON: |  |  |  |  |
| M9036 | Normally ON | Always ON |  | Used as dummy contacts of initialization and application instruction in sequence program. <br> M9036 and M9037 are turned on and off without regard to position of key switch on CPU front. M9038 and M9039 are under the same condition as RUN status except when the key switch is at STOP position, and turned off and on. Switched off if the key switch is in STOP position. M9038 is on for one scan only and M9039 is off for one scan only if the key switch is not in STOP position. |  | Usable with all types of CPU |
| M9037 | Normally OFF | Always OFF |  |  |  |  |
| M9038 | On only for 1 scan after run | ON: for one scan after run OFF: after one scan |  |  |  |  |
| M9039 | RUN flag (off only for 1 scan after run) | ON : OFF: | after one scan for one run scan |  |  |  |
| M9040 | PAUSE enable coil | OFF: ON: | PAUSE disabled PAUSE enabled | When RUN key switch is at PAUSE position or remote pause contact has turned on and if M9040 is on, PAUSE mode is set and M9041 is turned on. |  | Usable with all types of CPU |
| M9041 | PAUSE status contact | OFF: ON: | Not during PAUSE During PAUSE |  |  |  |
| M9042 | STOP status contact | OFF: ON: | During STOP <br> Not during STOP | Switched on when the RUN key switch is in STOP position. |  | Usable with all types of CPU |
| M9043 | Sampling trace completion |  | During Sampling trace Sampling trace completion | Turned on upon completion of sampling trace performed the number of times preset by parameter after STRA instruction is executed. Reset when STRAR instruction is executed. | $\bigcirc$ | Unusable with A1 and A1N |
| M9044 | Sampling trace | OFF to ON: STRA Same as execution OFF to ON: STRAR Same as execution |  | Turning on/off M9044 can execute STRA/STRAR instruction. (M9044 is forcibly turned on/off by a peripheral device.) When switched from ON to OFF: STRA instruction When switched trom ON to OFF: STRAR instruction The value stored in D9044 is used as the condition for the sampling trace. At scanning, at time $\leftrightarrow$ time (10 msec unit). | $\bigcirc$ | Unusable with A1 and A1N |
| M9046 | Sampling trace | OFF: ON: | Except during trace During trace | Switched on during sampling trace. | $\bigcirc$ | Unusable with A1 and A1N |
| M9047 | Sampling trace preparation | OFF: <br> ON : | Sampling trace stop <br> Sampling trace start | Switched on to start sampling trace. Switched off to stop sampling trace. | $\bigcirc$ | Unusable with A1 and A1N |
| M9049 | Switching the number of output characters | OFF: <br> ON: | Up to NUL code are output. <br> 16 characters are output. | When M9049 is off, all characters up to $\mathrm{NUL}\left(\mathrm{OO}_{\mathrm{H}}\right)$ code are output. When M9049 is on, ASCII codes of 16 characters are output. | $\bigcirc$ | Usable with An, A3V, A2C and A52G |
| $\underset{\text { M9050 }}{\stackrel{2}{2}}$ | Operation result storage memory change contact (for CHG instruction) | OFF: <br> ON: | not changed Changed | Switched on to exchange the operation result storage memory data and the save area data (for details refer to section 7.6.8). | O | Dedicated to A3 |
| M9051 | CHG instruction execution disable | OFF: <br> ON: | Disable Enable | Switched on to disable the CHG instruction. <br> Switched on when program transfer is requested and automatically switched off when transfer is complete. | $\bigcirc$ | Usable with A3, A3N(-F), A3H, A3M, A3V, A3A(F),A3U,A4U,A73 and A3N board |


| Number | Meaning | Status |  | Description | CPU |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\stackrel{\mathbf{2}}{\text { M9052 }}$ | SEG instruction switching | OFF: ON: | 7SEG display I/O partial refresh | Switched on to execute the SEG instruction as an I/O partial refresh instruction. Switched off to execute the SEG instruction as a 7SEG display instruction (for details refer to section 6.7.2 and 7.5.5). | $\bigcirc$ | Unusable with An, A3V and A3N board |
| $\stackrel{\mathbf{2}}{\text { M9053 }}$ | E//Dl instruction switching |  | Sequence interrupt control <br> Link interrupt control | Switched on to execute the link refresh enable, disable (EI, DI) instructions. (for details refer to section 6.6.1 and 6.7.4) | - | Unusable with An, A3H, A3M, AnA, AnA-F, AnU and A3V |
| M9054 | STEP RUN flag | OFF: <br> ON: | Other than step run During step run | Switched on when the RUN key switch is in STEP RUN position. | $\bigcirc$ | Unusable with A1S, A2C,AOJ2H and A52G |
| M9055 | Status Latch complete flag | OFF: <br> ON: | Not complete Complete | Turned on when status latch is completed. Turned off by reset instruction. | $\bigcirc$ | Unusable with A1 and A1N. |
| M9056 | Main program $\mathrm{P}, \mathrm{I}$ set request | OFF: ON: | Other than P , I set request $\mathrm{P}, \mathrm{I}$ set request | Provides P, I set request after transfer of the other program (for example subprogram when main program is being run) is complete during run. Automatically switched off when $\mathrm{P}, \mathrm{I}$ setting is complete. | O | Usable with A3, A3N, A3N-F,A3H, A3M, A3V, A3A, A3A-F, A73, A3U, A4U and A3N board |
| M9057 | Subprogram 1 <br> $\mathrm{P}, \mathrm{I}$ set request | OFF: <br> ON: | Except during P , <br> I set request <br> During P, I set request |  |  |  |
| M9060 | Subprogram 2 <br> $\mathrm{P}, \mathrm{I}$ set request |  |  |  | - | Dedicated to A4U |
| M9061 | Subprogram 3 <br> P, ist request |  |  |  |  |  |
| M9060 | Remote terminal error | OFF: ON: | Normal Error | Turned on when one of remote terminal modules has become a faulty station. <br> Communication error is detected when normal communication is not restored after the number of retries set at D9174. <br> Turned off when communication with all remote terminal modules is restored to normal with automatic online return enabled. <br> Remains on when automatic online return is disabled. <br> Not turned on or off when communication is suspended at error detection. | - | Usable with A2C and A52G |
| M9061 | Communication error | OFF: ON: | Normal Error | Turned on when communication with a remote terminal module or an I/O module is faulty. <br> Communication error occurs due to the following reasons. <br> Initial data error <br> Cable breakage <br> Power off for remote terminal modules or $1 / 0$ modules <br> Turned off when communication is restored to normal with automatic online return enabled. <br> Remains on when communication is suspended at error detection with automatic online return disabled. | - | Usable with A2C and A52G |
| M9065 | Divided transfer status | OFF: <br> ON: | Other than divided processing Divided processing | Turned on when canvas screen transfer to AD57(S1)/AD58 is done by divided processing and turned off at completion of divided processing. | - | Usable with AnA(-F) and AnU |
| M9066 | Transfer processing switching | OFF: <br> ON: | Batch transfer Divided transfer | Turned on when canvas screen transfer to AD57(S1)/AD58 is done by divided processing. |  | Usable with AnA(-F) and AnU |
| M9067 | I/O module error detection | OFF: ON: | Normal Error | Turned on when one of $I / O$ modules has beome a faulty station. <br> Communication error is detected when normal communication is not restored after the number of retries set at D9174. <br> Turned off when communication with all I/O modules is restored to normal with automatic online return enabled. <br> Remains on when automatic online return is disabled. <br> Not turned on or off when communication is suspended at error detection. | - | Usable with A2C and A52G. |
| M9068 | Test mode | OFF: <br> ON: | Automatic online return enabled <br> Automatic online return disabled <br> Communication suspended at online error Line check | Turned on when line check with $1 / 0$ modules and remote terminal modules is performed. <br> Turned off when communication with $1 / 0$ modules and remote terminal modules is performed. | - | Usable with A2C and A52G. |

Overview of special relays

| Number | Meaning | Status |  | Description | CPU |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| M9069 | Output at line error | OFF: ON: | All outputs are turned off. Outputs are retained. | Sets whether all outputs are turned off or retained at communication error. OFF All outputs are turned off at communication error. ON Outputs before communication error are retained. | - | Usable with A2C and A52G. |
| M9081 | Communication request to remote terminal modules | OFF: <br> ON: | Communication request to remote terminal modules enabled Communication request to remote terminal modules disabled | Indication of communication enable/disable to remote terminal modules connected to the AJ71PT32-S3, A2C or A52G. | - | Usable with AnA, AnA-F, A2C and A52G. |
| M9082 | Final station number disagreement | OFF: <br> ON : | Final station number agreement Final station number disagreement | Turned on when the final station number of the remote terminal modules and remote I/Omodules connected to the A2C or A52G disagrees with the total number of stations set in the initial setting. <br> Turned off when the final station number agrees with the total number of stations at STOP $\longrightarrow$ RUN. |  | DedicatedtoA2C and A52G. |
| M9084 | Error check | OFF: ON: | Checks enabled Checks disabled | Specifies whether the following errors are to be checked or not after the END instruction is executed (to reduce END processing time): <br> Fuse blown <br> I/O unit verify error <br> Battery error | $\bigcirc$ | Unusable with An, A2C and A3V. |
| M9086 | BASIC program RUN flag | OFF: <br> ON: | A3M-BASIC stop A3M-BASIC run | Set when the A3M-BASIC is in RUN state and reset when it is in STOP state. |  | Dedicated to A3M. |
| M9087 | BASIC program PAUSE flag | OFF: ON: | A3M-BASIC RUN enable A3M-BASIC disable | Specifies enable/disable of A3M-BASIC execution when the A3MCPU is in PAUSE state. <br> OFF: A3M-BASIC is executed. <br> ON: A3M-BASIC is not executed. | - | Dedicated to A3M. |
| M9089 | Output at ERR terminal | OFF: <br> ON: | no signal at ERR output signal at ERR output | The internal relay is set, if the sequence program output an signal at the ERR terminals. <br> The relay can only be reset, if M9089 and M9090 are reset simultaneously. | - | Dedicated to A2C-CPU |
| M9090 | Output at ERR terminal | OFF: <br> ON: | no signal at ERR output signal at ERR output | The internal relay is set, if an error occurs within MELSECNET/MINI or in the sequence program (when processing is stopped). <br> The relay is reset, once the error in the network is cleared or the sequence program is restored. | - | Dedicated to A2C-CPU |
|  | Operation error detail flag | OFF: ON: | No error error | Set when an operation error detail factor is stored at D9091 and remains set after normal state is restored. | - | Usable with AnA(-F) and AnU. |
|  | Microcomputer subroutine call error flag | OFF: ON: | No error error | Set when an error occurred at execution of the microcomputer program package and remains set after normal state is restored. | $\bigcirc$ | Unusable with AnA(-F) and AnU. |
| $\begin{gathered} \mathbf{2 3} \\ \text { M9094 } \end{gathered}$ | I/O change flag | OFF: ON: | Changed Not changed | After the head address of the required I/O module is set to D9094, switching M9094 on allows the I/O module to be changed in online mode. (One module is only allowed to be changed by one setting.) <br> To be switched on in the program or peripheral device test mode to change the module during CPU RUN. To be switched on in peripheral device test mode to change the module during CPU STOP. <br> RUN/STOP mode must not be changed until I/O module change is complete. | $\bigcirc$ | Unusable with An, A3H, A3V, A0J2H, A2C, A52G and A3N board. |

After switching OFF the power supply, a latch clear or a RESET all special relays are reset. If the RUN key switch is switched to STOP the contents of the relays are retained.

The special relays tagged $\mathbf{1}$ even remain set, if the normal status is restored. They can be reset as follows:

- Insert a program line into the sequence program that resets the special relay via an RST instruction due to a specified execution condition.
- Force a RESET via a programming terminal.
- Reset the CPU by switching the key switch on the CPU to RESET.

The special relays tagged 2 can only be set and reset by the sequence program.
The special relays tagged 3 are set and reset in the test mode of a programming terminal.

## A.4.3 Table of link relays (A series only)

Link relays are internal relays (in link operation) that are set or reset during data communications in a network depending on various conditions. Their status changes after the occurrence of an error in the program execution.

The processing of link relays depends on whether the CPU is installed in a master or a local station.

Link relays in the master station

| Number | Meaning | Status |  | Description |
| :---: | :---: | :---: | :---: | :---: |
| M9200 | LRDP instruction received | $\begin{aligned} & \text { OFF: } \\ & \text { ON: } \end{aligned}$ | Unreceived Received | Depends on whether or not the LRDP (word device read) instruction has been received. Used in the program as an interlock for the LRDP instruction. Use the RST instruction to reset. |
| M9201 | LRDP instruction complete | $\begin{aligned} & \text { OFF: } \\ & \text { ON: } \end{aligned}$ | Incomplete Complete | Depends on whether or not the LRDP (word device read) instruction execution is complete. Used as a condition contact for resetting M9200 and M9201 after the LRDP instruction is complete. Use the RST instruction to reset. |
| M9202 | LWTP instruction received | $\begin{aligned} & \text { OFF: } \\ & \text { ON: } \end{aligned}$ | Unreceived Received | Depends on whether or not the LWTP (word device write) instruction has been received. Used in the program as an interlock for the LWTP instruction. Use the RST instruction to reset. |
| M9203 | LWTP instruction complete | OFF: <br> ON: | Incomplete Complete | Depends on whether or not the LWTP (word device write) instruction execution is complete. Used as a condition contact to reset M9202 and M9203 after the LWTP instruction is complete. Use the RST instruction to reset. |
| M9206 | Link parameter error in the host | OFF: <br> ON: | Normal Error | Depends on whether or not the link parameter setting of the host is valid. |
| M9207 | Link parameter unmatched between master stations | OFF: <br> ON: | Normal <br> Unmatched | Depends on whether or not the link parameter setting of the master station in tier two matches that of the master station in tier three in a three-tier system. <br> (Valid only for the master stations in a three-tier system.) |
| M9208 | Sets master station B and W transmission range (for lower link master stations only). | OFF: <br> ON: | Transmits to tier 2 and tier 3 Transmits to tier 2 only | The internal relay specifies, if the link data in $B$ and $W$ is transferred from the master station in the 1st level to the stations in the lower levels (sub stations). Data is only transferred if M9208 is not set. |
| M9209 | Link parameter check command (for lower link master stations only). | OFF: <br> ON: | Check No check | The special relay is set, if the link devices ( $B$ and $W$ ) from the upper level should not be compared to the link devices ( B and W ) from the lower level. <br> If M9209 is not set, the link devices from the upper and the lower levels are checked continuously. |
| M9210 | Link card error | OFF: <br> ON: | Normal Error | Depends on presence or absence of the link card hardware error. Judged by the CPU. |
| M9224 | Link status | OFF: ON: | Online Offline, station-to -station test, or self-loopback test | Depends on whether the master station is online or offline or is in station-to-station test or selfloopback test mode. |
| M9225* | Forward loop error | OFF: <br> ON: | Normal Error | Depends on the error condition of the forward loop line. |
| M9226* | Reverse loop error | OFF: ON: | Normal Error | Depends on the error condition of the reverse loop line. |
| M9227* | Loop test status | OFF: ON: | Unexecuted Forward or reverse loop test being executed | Depends on whether or not the master station is executing a forward or a reverse loop test. |
| M9232 | Local station operating status | OFF: <br> ON: | RUN or STEP RUN <br> mode <br> STOP or PAUSE <br> mode | Depends on whether or not a local station is in STOP or PAUSE mode. |

Link relays in the master station

| Number | Meaning | Status |  | Description |
| :---: | :---: | :---: | :---: | :---: |
| M9233 | Local station error detect | OFF: ON: | No error Error detected | Depends on whether or not a local station has detected an error in another station. |
| M9235 | Local or remote $1 / 0$ station parameter error detect | OFF: <br> ON: | No error Error detected | Depends on whether or not al local or a remote $\mathrm{I} / \mathrm{O}$ station has detected any link parameter error in the master station. |
| M9236 | Local or remote I/O station initial communicating status | OFF: <br> ON: | Noncommunicating Communicating | Depends on whether or not al local or a remote $1 / 0$ station is communicating initial data (such as parameters) with the master station. |
| M9237 | Local or remote I/O station error | OFF: <br> ON: | Normal Error | Depends on the error condition of a local or remote I/O station. |
| M9238* | Local or remote I/0 station forward/reverse loop error | OFF: <br> ON: | Normal Error | Depends on the error condition of the forward and reverse loop lines of a local or a remote I/O station. |

* The tagged special relays cannot be applied within MELSECNET/B.


## Overview of special relays

Link relays in the local station

| Number | Meaning | Status | Description |
| :---: | :---: | :---: | :---: |
| M9204 | LRDP instruction complete | OFF: Incomplete ON: Complete | On indicates that the LRDP instruction is complete at the local station. |
| M9205 | LWTP instruction complete | OFF: Incomplete ON: Complete | On indicates that the LWTP instruction is complete at the local station. |
| M9211 | Link card error (local station) | OFF: Normal ON: Error | Depends on presence or absence of the link card error. Judged by the CPU. |
| M9240* | Link status | OFF: Online <br> ON: Offline, station-to -station test, or self-loopback test | Depends on whether the local station is online or offline, or is in station-to-station test or self-loopback test mode. |
| M9241* | Forward loop error | OFF: Normal <br> ON: Error | Depends on the error condition of the forward loop line. |
| M9242* | Reverse loop error | OFF: Normal ON: Error | Depends on the error condition of the reverse loop line. |
| M9243 | Loopback execution | OFF: NON-executed ON: Executed | Depends on whether or not loopback is occurring at the local station. |
| M9246 | Data unreceived | OFF: Received ON: Unreceived | Depends on whether or not data has been received from the master station. |
| M9247 | Data unreceived | OFF: Received <br> ON: Unreceived | Depends on whether or not a tier three station has received data from its master station in a three-tier system. |
| M9250 | Parameter unreceived | OFF: Received ON: Unreceived | Depends on whether or not link parameters have been received from the master station. |
| M9251 | Link break | OFF: Normal ON: Break | Depends on the data link condition at the local station. |
| M9252 | Loop test status | OFF: Unexecuted <br> ON: Forward or reverse loop test is being executed. | Depends on whether or not the local station is executing a forward or a reverse loop test. |
| M9253 | Masterstationoperating status | OFF: RUN or STEPRUN mode <br> ON: STOP or PAUSE mode | Depends on whether or not the master station is in STOP or PAUSE mode. |
| M9254 | Operating status of other local stations | OFF: RUN or STEPRUN mode ON: STOP or PAUSE mode | Depends on whether or not a local station other than the host is in STOP or PAUSE mode. |
| M9255 | Error status of other local stations | OFF: Normal ON: Error | Depends on whether or not al local station other than the host is in error. |

* The tagged special relays cannot be applied within MELSECNET/B.


## A. 5 Table of Special Registers

## A.5.1 Table of special registers (MELSEC Q series and MELSEC System Q)

The special registers are internal registers with fixed applications in the programmable controller.

Therefore, they cannot be used like other special registers in a sequence program. However, data can be written to these registers in order to control the Q/QnA CPU. Data is usually stored in binary format except another format is required.

NOTE The special registers SD1200 to SD1255 are used for QnA CPU. These registers are vacant with a System Q CPU.
The special registers from SD1500 onward are dedicated for Q4AR CPU.

The table below describes the meanings of the headings in the following table:

| Item | Meaning |
| :---: | :---: |
| Number | Indicates the number of the special register. |
| Name | Indicates the name of the special register. |
| Meaning | Contains the function of the special register in brief. |
| Description | Contains a detailled description of the register. |
| Set by (if set) | Indicates whether the diagnostic special relay was set by the system or the user. <br> <Set by> <br> S : Set by the system <br> U : Set by the user (via sequence program or a programming terminal in test mode) <br> S/U : Set by the system or user <br> Is indicated only if the system set the status. <br> <if set> <br> END processing : Set during END processing <br> Initial : Set during initial processing (Power ON, STOP->RUN) <br> Status change : Set after status change <br> Error : Set after error <br> Instruction execution : Set during instruction execution <br> Request : Set for user request (through SM, etc.) |
| Corresponding A CPU registers D9 [][][] | Indicates special register M9 [ ] [ ] [ ] corresponding to the A CPU (Change and notation when contents changed). Items indicated as "New" were newly added to the System Q/QnA CPU. |
| Valid for: | Indicates the corresponding CPU: <br> : Can be applied to all types of CPU <br> Q CPU: Can be appled to a CPU of the System Q <br> QnA CPU: Can be applied to a CPU of the QnA series and Q2AS series CPU name: Can be applied only to the specific CPU (e.g. Q4AR CPU) <br> Rem: Can be applied to a remote MELSECNET/H I/O module |

For detailed information on the following topic refer to the manuals:

[^131]Table of Special Registers

Table of special registers
(1) Diagnostic information

| Number | Name | Meaning | Description | Set by (if set) | ACPU register D9 [][][] | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SDO | Diagnostic errors | Diagnosis error code | Error codes for errors found by diagnosis are stored as BIN data. Contents identical to latest fault history information. | $\underset{\text { (Error) }}{\mathrm{S}}$ | D9008 <br> format change |  |
| SD1 |  |  | Year (last two digits) and month that SDO data was updated is stored as BCD 2-digit code. |  |  |  |
| SD2 | Clock time for diagnosis error occurrence | Clock time for diagnosis error occurrence | The day and hour that SDO was updated is stored as BCD 2-digit code. | $\begin{gathered} \mathrm{S} \\ \text { (Error) } \end{gathered}$ | New |  |
| SD3 |  |  | The minute and second that SDO data was updated is stored as BCD 2-digit code. |  |  |  |
| SD4 | Error information categories | Error information category code | Category codes which help indicate what type of information is being stored in the common information areas (SD5 through SD15) and the individual information areas (SD16 through SD26 ) are stored here. <br> The common information category codes store the following codes: <br> 0: No error <br> 1: Unit/module No. <br> 2: File name/Drive name <br> 3: Time (value set) <br> 4: Program error location <br> The individual information category codes store the following codes: <br> 0: No error <br> 1: (Open) <br> 2: File name/Drive name <br> 3: Time (value actually measured) <br> 4: Program error location <br> 5: Parameter number <br> 6: Annunciator number <br> 7: Check instruction malfunction number | $\begin{gathered} \mathrm{S} \\ \text { (Error) } \end{gathered}$ | New |  |

Table of special registers (continued)


Table of Special Registers

Table of special registers (continued)

| Number | Name | Meaning | Description | Set by (if set) | ACPU <br> register <br> D9 [][][] | Valid <br> for |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Meaning of the extensions:

| SD10 (SD9) | SD11 (SD10) |  | Extension name |  |
| :---: | :---: | :---: | :--- | :--- |
| Higher byte | Lower byte | Higher byte |  |  |
| 51 H | 50 H | 41 H | QPA | Parameters |
| 51 H | 50 H | 47 H | QPG | Sequence program |
| 51 H | 43 H | 44 H | QCD | Device comment |
| 51 H | 44 H | 49 H | QDI | Device initial value |
| 51 H | 44 H | 52 H | QDR | File register |
| 51 H | 44 H | 53 H | QDS | Simulation data |
| 51 H | 44 H | 4 CH | QDL | Local device |
| 51 H | 54 H | 53 H | QTS | Sampling trace data (QnA-CPU only) |
| 51 H | 54 H | 4 CH | QTL | Status latch data (QnA-CPU only) |
| 51 H | 54 H | 50 H | QTP | Program trace data (QnA-CPU only) |
| 51 H | 54 H | 52 H | QTR | SFC trace file |
| 51 H | 46 H | 44 H | QFD | Trouble history data |

Table of special registers (continued)


Table of Special Registers

Table of special registers (continued)


Table of special registers (continued)

| Number | Name | Meaning | Description | Set by (if set) | ACPU register D9 [][][] | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD54 | MINI link errors | Error detection state | (1) The relevant station bit goes ON when any of the installed MINI (-S3) X(n+0)/X(n+20), $X(n+6) /(n+26), X(n+7) /(n+27)$ or $X(n+8) / X n+28)$ goes $0 N$. <br> (2) Goes ON when communications between the installed MINI (-S3) and the CPU are not possible. | $\begin{gathered} \mathrm{S} \\ \text { (Error) } \end{gathered}$ | D9004 format change | QnA- <br> CPU |
| SD60 | Blown fuse number | Number of module with blown fuse | Value stored here is the lowest station number of the module with the blown fuse, divided by 16. | $\begin{gathered} \text { S } \\ \text { (Error) } \end{gathered}$ | D9000 |  |
| SD61 | I/O module verification error | I/Omoduleverification error module number | The lowest number of the module where the I/O module verification number took place. | $\underset{\text { (Error) }}{\mathrm{S}}$ | D9002 |  |
| SD62 | Annunciator number | Annunciator number | The first annunciator number to be detected is stored here. | S (Instruction execution) | D9009 |  |
| SD63 | Number of annunciators | Number of annunciators | Stores the number of annunciators searched. | S (Instruction execution) | D9124 |  |

Table of special registers (continued)


Table of special registers (continued)

| Number | Name | Meaning | Description |  |  | Set by (if set) | ACPU register D9 [][][] | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD90 | Step transition watchdog timer setting value (Enabled only when SFC program exists) | F number for timer set value and time over error | Corresponds to SM90 | F numbers that are set ON at setting value of step transition watchdog timer and watchdog timer over errors. <br> b15 <br> b8 b7 <br> b0 |  | U | D9108 | (except <br> Q00J, <br> Q0O and <br> Q01CPU) |
| SD91 |  |  | Corresponds to SM91 |  |  | D9109 |  |
| SD92 |  |  | Corresponds to SM92 |  |  | D9110 |  |
| SD93 |  |  | Corresponds to SM93 | b15 | $68 \text { b7 }$ |  | D9111 |  |
| SD94 |  |  | Corresponds to SM94 | Timer is started by turning SM90 through SM99 ON during active step, and if the transition conditions for the relevant steps are not met within the timer limits, the designated annunciator (F) will go ON . |  |  | D9112 |  |
| SD95 |  |  | Corresponds to SM95 |  |  | D9113 |  |
| SD96 |  |  | Corresponds to SM96 |  |  | D9114 |  |
| SD97 |  |  | Corresponds to SM97 |  |  | New |  |
| SD98 |  |  | Corresponds to SM98 |  |  | New |  |
| SD99 |  |  | Corresponds to SM99 |  |  | New |  |
| SD100 | Transmission speed | Stores the transmission speed specified in the serial communication setting. | K96: 9600 bps, K192: 19.2 kbps, K384: 38.4 kbps, K576: 57.6 kbps, K1152: 115.2 kbps |  |  |  | S(power on or reset) | New | $\begin{aligned} & \text { Q0OJCPU } \\ & \text { Q00CPU } \\ & \text { Q01CPU } \end{aligned}$ |
|  |  |  | Bit $4=0$ FF: Without sumcheck <br> Bit $4=0 N$ : With sumcheck <br> Bit $5=0$ FF: Online program correction disabled <br> Bit $5=0 \mathrm{~N}$ : Online program correction enabled <br> The other bits have no function. |  |  |  |  |  |  |
| SD101 | settings | serial communication |  |  |  | New |  |  |  |
| SD102 | Messagewaiting time | Stores the waiting time specified in the serial communication setting. | 0 : No waiting time 1 to $\mathrm{F}_{\mathrm{H}}$ : Waiting time (unit: 10 ms ) Default: 0 |  |  |  |  | New |  |
| SD105 | $\begin{gathered} \mathrm{CH1} \\ \text { transmission } \\ \text { speed setting } \\ \text { (RS232) } \end{gathered}$ | Stores the present transmission speed. | K3: 300 bps, K6: $600 \mathrm{bps}, \mathrm{K} 24: 2400 \mathrm{bps}, \mathrm{K} 48: 4800 \mathrm{bps}$, K96: 9600 bps, K192: 19.2 kbps , K384: 38.4 kbps , K576: $57.6 \mathrm{kbps}, \mathrm{K} 1152$ : 115.2 kbps |  |  |  | S | New | Q CPU <br> (except <br> Q00J, <br> Q00 and <br> Q01CPU) |
| SD110 | Data sending result | Stores the data sending result when the serial communication is used. | Stores the error code which occured during transmission using the serial communication. |  |  |  | $\underset{\text { (Error) }}{\mathrm{S}}$ | New | Q00JCPU |
| SD111 | Data receiving result | Stores the data receiving result when the serial communication is used. | Stores the error code which occured when data was received using the serial communication. |  |  |  | $\underset{\text { (Error) }}{\mathrm{S}}$ | New | Q01CPU |
| SD120 | Error number for external power supply OFF | Module number which has external power supply error | Stores the smallest head number of the module whose external power supply is OFF. |  |  |  | $\underset{\text { (Error) }}{\mathrm{S}}$ | New | Q CPU (except QOOJ, Q00 and Q01CPU) |

(2) System information

(2) System information


Table of Special Registers
(2) System information

| Number | Name | Meaning | Description | Set by (if set) | ACPU register D9 [][][] | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD201 | LED status | State of CPU-LED | The following bit patterns are used to store the statuses of the LEDs of the CPU: <br> (1) : RUN <br> (5) : BOOT <br> (2) : ERROR <br> (6) : Vacant <br> (3) : USER <br> (7) : Vacant <br> (4) : BAT.ALARM <br> (8) : MODE <br> Bitpatterns for MODE <br> 0 : OFF <br> 1: Green <br> 2: Orange <br> The areas 3 to 8 are not available for a Q00JCPU, Q00CPU or Q01CPU. | S <br> (Status change) | New | System Q CPU |
|  |  |  | Information concerning which of the following states the LEDs on the CPU are stored in the following bit patterns: <br> 0 is off, 1 is on, and 2 is flicker <br> (1) : RUN <br> (5) : BOOT <br> (2) : ERROR <br> (6) : Card A (memory card) <br> (3) : USER <br> (7) : Card B (memory card) <br> (4) : BAT.ALARM <br> (8) : Vacant | S <br> (Status change) | New | QnA CPU |
| SD202 | LED off | Bit pattern of LED that is turned off | Stored bit patterns of LEDs turned off (Only USER and BOOT enabled) <br> Turned off at 1 , not turned off at 0 | U | New | QnA CPU |
| SD203 | Operating state of CPU | Operating state of CPU | The operating status of the remote I/O module is stored in the following format: | $\begin{gathered} \mathrm{S} \\ \text { (Continous) } \end{gathered}$ | New | Remote |
|  |  |  | The CPU operating state is stored as indicated in the following figure: |  |  |  |
|  |  |  | $\begin{array}{\|r} \text { (1) : Operating state of CPUO : RUN } \\ 1: \text { STEP-RUN } \\ 2: \text { STOP } \\ 3: \text { PAUSE } \\ \text { (2) : STOP/PAUSE cause } \\ 0: \text { Key switch } \\ 1: \text { Remote contact } \\ 2: \text { Pripheral, computer link, } \\ \text { or operation from some } \\ \text { other remote source } \\ 3: \text { Internal program instruction } \\ 4: \text { Error } \end{array}$ <br> Remark: Only the error that occurred first is stored. | $\begin{gathered} \mathrm{S} \\ \text { (Every END processing) } \end{gathered}$ | D9015 <br> (format change) | $\bigcirc$ |

Table of special registers (continued)

| Number | Name | Meaning | Description | Set by (if set) | ACPU register D9 [][][] | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD206 | Device test execution type | Indicates the kind of device test | When a device test is being executed by a programming device, the contents of this register reflects the state of the test: <br> $0=$ Test not yet executed <br> 1 = Test of input devices $(X)$ <br> 2 = Test of output devices (Y) <br> 3 = Test of input and output devices (XY) | $\begin{gathered} \mathrm{S} \\ \text { (Request) } \end{gathered}$ | New | Remote |
| SD207 SD208 | LED display priority ranking | Priorities 1 to 4 Priorities 5 to 8 | When error is generated, the LED display (flicker) is made according to the error number setting priorities. <br> The setting areas for priorities are as follows: | U | D9038 <br> D9039 <br> (format change) | (except <br> QOOJ, <br> Q00 and <br> Q01CPU) |
| SD209 |  | Priorities 9 to 10 |  <br> No display is made if "0" is set. <br> However, even if "0" has been set, information concerning CPU operation stop (including parameter settings) errors will be indicated by the LEDs without conditions. |  | New |  |
| SD210 | Clock data | Clock data (year, month) | The year (last two digits) and month are stored as BCD code at SD210 as shown below: <br> Example: <br> July 1993 = <br> H9307 | $S / U$(Request) | D9025 | Rem |
| SD211 | Clock data | Clock data (day, hour) | The day and hour are stored as $B C D$ code at $S D 211$ as shown below: <br> Example: <br> 31st, 10 a. m. $=$ H3110 |  | D9026 |  |
| SD212 | Clock data | Clock data (minute, second) | The minutes and seconds (after the hour) are stored as BCD code at SD212 as shown below: |  | D9027 |  |

Table of Special Registers

Table of special registers (continued)

| Number | Name | Meaning | Description |  |  |  | Set by (if set) | ACPU register D9 [][][] | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD213 | Clock data | Clock data (day of the week) | The day of the week is stored as $B C D$ code at SD213 as shown below: |  |  |  | $S / U$ (Request) | D9028 | $\begin{aligned} & \text { Q CPU } \\ & \text { Rem } \end{aligned}$ |
|  |  |  | The day of the week is stored as BCD code at SD213 as shown below: |  |  |  | S/U (Request) |  | QnA CPU |
| SD220 | LED display data | Display indicator data | LED display ASCII data (16 characters) stored here. <br> b15 <br> to <br> b8 b7 |  |  |  | S <br> (Status change) | New |  |
| SD221 |  |  | SD220 | 15th character from the right |  | character from the right |  |  |  |
| SD222 |  |  | SD221 | 13th character from the right |  | character from the right |  |  |  |
| SD223 |  |  | SD222 | 11th character from the right |  | character from the right |  |  |  |
| SD224 |  |  | SD223 | 9th character from the right |  | character from the right |  |  |  |
| SD226 |  |  | SD224 | 7th character from the right | 8th chara | acter from the right |  |  |  |
|  |  |  | SD225 | 5 th character from the right | 6th chara | acter foom the right |  |  |  |
| SD227 |  |  | $\begin{aligned} & \text { SD226 } \\ & \text { SD227 } \end{aligned}$ | 3rd character from the right | 4th chara | zacter from the right |  |  |  |
| SD240 | Base mode | 0 : Automatic mode <br> 1: Detail mode | Stores the base mode |  |  |  | $\underset{\text { (Initial) }}{\mathrm{S}}$ | New | $\begin{aligned} & \text { Q CPU } \\ & \text { Rem } \end{aligned}$ |
| SD241 | Number of extension bases | 0: Basic only <br> 1 to 7: Number of extension bases | Stores the number of extension bases being installed |  |  |  | $\underset{\text { (Initial) }}{\mathrm{S}}$ | New |  |

Table of special registers (continued)


Table of Special Registers

Table of special registers (continued)

| Number | Name | Meaning |  | Description | Set by (if set) | ACPU register D9 [] [][] | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD254 | MELSECNET/10 information | Number of modules installed |  | Indicates the number of modules installed on NET/10 | $\underset{\text { (Initial) }}{\mathrm{S}}$ | New | $\bigcirc$ |
| SD255 |  | Information from 1st module | 1/O No. | NET/10 I/O number of first module installed |  |  |  |
| SD256 |  |  | Network No. | NET/10 network number of first module installed |  |  |  |
| SD257 |  |  | Group Number | NET/10 group number of first module installed |  |  |  |
| SD258 |  |  | Station No. | NET/10 station number of first module installed |  |  |  |
| SD259 |  |  | Standby information | In the case of standby stations, the module number of the standby station is stored. (1 to 4) |  |  |  |
| $\begin{aligned} & \text { SD260 } \\ & - \\ & \text { SD264 } \end{aligned}$ |  | Informatio mo | nfom 2nd dule | Configuration is identical to that for the first module. |  |  | $0$ |
| $\begin{aligned} & \text { SD265 } \\ & -\overline{2} 269 \end{aligned}$ |  | Informatio mo | on from 3rd dule | Configuration is identical to that for the first module. |  |  | $\begin{aligned} & \text { Q00JCPU } \\ & \text { Q00CPU } \\ & \text { Q01CPU) } \end{aligned}$ |
| $\begin{gathered} \text { SD270 } \\ - \\ \text { SD274 } \end{gathered}$ |  | Informatio mo | on from 4th dule | Configuration is identical to that for the first module. |  |  |  |
| SD280 | CC-Link error | Error dete | ction status | (1) When XnO of the installed CC-Link goes ON , the bit corresponding to the station switches ON . <br> (2) When either Xn 1 or XnF of the installed CC-Link switch OFF, the bit corresponding to the station switches ON . <br> (3) Switches ON when the CPU cannot communicate with the installed CC-Link. | $\begin{gathered} S \\ \text { (error) } \end{gathered}$ | New | Q CPU |
|  |  |  |  | (1) When XnO of the installed CC-Link goes ON , the bit corresponding to the station switches ON . <br> (2) When either Xn 1 or XnF of the installed CC-Link switch OFF, the bit corresponding to the station switches ON . | $\begin{gathered} S \\ \text { (error) } \end{gathered}$ | New | QnA |

Table of special registers (continued)

| Number | Name | Meaning | Description | Set by (if set) | ACPU register D9 [][][] | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD290 | Device allocation <br> (Same as parameter contents) | Number of points allocated for X | - Stores the number of points currently set for X | $\underset{\text { (Initial) }}{S}$ | New | Rem |
| SD291 |  | Number of points allocated for $Y$ | - Stores the number of points currently set for $Y$ |  |  |  |
| SD292 |  | Number of points allocated for M | - Stores the number of points currently set for M |  |  |  |
| SD293 |  | Number of points allocated for L | - Stores the number of points currently set for $L$ |  |  |  |
| SD294 |  | Number of points allocated for B | - Stores the number of points currently set for $B$ |  |  | Rem |
| SD295 |  | Number of points allocated for F | - Stores the number of points currently set for F |  |  |  |
| SD296 |  | Number of points allocated for SB | - Stores the number of points currently set for SB |  |  | Rem |
| SD297 |  | Number of points allocated for V | - Stores the number of points currently set for V |  |  |  |
| SD298 |  | Number of points allocated for S | - Stores the number of points currently set for S |  |  |  |
| SD299 |  | Number of points allocated for T | - Stores the number of points currently set for $T$ |  |  |  |
| SD300 |  | Number of points allocated for ST | - Stores the number of points currently set for ST |  |  |  |
| SD301 |  | Number of points allocated for C | - Stores the number of points currently set for C |  |  |  |
| SD302 |  | Number of points allocated for D | - Stores the number of points currently set for D |  |  |  |
| SD303 | Device allocation | Number of points allocated for W | - Stores the number of points currently set for W |  |  | Rem |
| SD304 | ter contents) | Number of points allocated for SW | - Stores the number of points currently set for SW |  |  |  |
| SD315 | Time reserved for communication processing | Time reserved for communication processing | Reserves the designated time for communication processing with the GX developer or other units. <br> The greater the value is designated, the shorter the response time for communication with other devices (GX Developer, serial communication units becomes. <br> Setting range: 1 to 100 ms . <br> If the specified value is out of range, it is assumed to no setting. <br> The scan time becomes longer by the specified time. | $\begin{aligned} & \text { END } \\ & \text { processing } \end{aligned}$ | New | System Q CPU |

Table of Special Registers

Table of special registers (continued)

| Number | Name | Meaning |  | Description | Set by (if set) | ACPU register D9 [ ] [][] | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD340 | Ethernet information | Number of modules installed |  | - Indicates the number of modules installed on Ethernet. | $\underset{\text { (Initial) }}{S}$ | New | System Q CPU Rem |
| SD341 |  | Information from 1st module | I/0 number | - Ethernet I/O number of the first module installed. |  |  |  |
| SD342 |  |  | Network number | - Ethernet network number of the first module installed. |  |  |  |
| SD343 |  |  | Group number | - Ethernet group number of the first module installed. |  |  |  |
| SD344 |  |  | Station number | - Ethernet station number of the first module installed. |  |  |  |
| $\begin{aligned} & \text { SD345 } \\ & \text { and } \\ & \text { SD346 } \end{aligned}$ |  |  | Vacant | - Vacant (With a System Q CPU, the Ethernet IP adress of the first module is stored in buffer memory. |  |  | Systen Q CPU (except QOOJCPU Q00CPU Q01CPU) |
| SD347 |  |  | Vacant | - Vacant (With System Q CPU, the Ethernet error code of the first module is read with the ERRORRD instruction. |  |  |  |
| $\begin{gathered} \text { SD348 } \\ \text { to } \\ \text { SD354 } \end{gathered}$ |  | Information from 2nd module |  | - Configuration is identical to that for the first module. |  |  |  |
| $\begin{gathered} \text { SD355 } \\ \text { to } \\ \text { SD361 } \end{gathered}$ |  | Information from 3rd module |  | - Configuration is identical to that for the first module. |  |  |  |
| $\begin{aligned} & \text { SD362 } \\ & \text { to } \\ & \text { SD368 } \end{aligned}$ |  | Information from 4th module |  | - Configuration is identical to that for the first module. |  |  |  |
| SD340 | Ethernet information | Number of modules installed |  | - Indicates the number of modules installed on Ethernet. | $\underset{\text { (Initial) }}{\mathrm{S}}$ | New | QnA CPU |
| SD341 |  | Information from 1st module | I/0 number | - Ethernet I/O number of the first module installed. |  |  |  |
| SD342 |  |  | Network number | - Ethernet network number of the first module installed. |  |  |  |
| SD343 |  |  | Group number | - Ethernet group number of the first module installed. |  |  |  |
| SD344 |  |  | Station number | - Ethernet station number of the first module installed. |  |  |  |
| $\begin{aligned} & \text { SD345 } \\ & \text { and } \\ & \text { SD346 } \end{aligned}$ |  |  | IP address | - Ethernet IP address of the first module installed. |  |  |  |
| SD347 |  |  | Error code | - Ethernet error code of the first module installed. |  |  |  |
| $\begin{aligned} & \text { SD348 } \\ & \text { to } \\ & \text { SD354 } \end{aligned}$ |  | Information from 2nd module |  | - Configuration is identical to that for the first module. |  |  |  |
| $\begin{aligned} & \text { SD355 } \\ & \text { to } \\ & \text { SD361 } \end{aligned}$ |  | Information from 3rd module |  | - Configuration is identical to that for the first module. |  |  |  |
| $\begin{gathered} \text { SD362 } \\ \text { to } \\ \text { SD368 } \end{gathered}$ |  | Information from 4th module |  | - Configuration is identical to that for the first module. |  |  |  |

Table of special registers (continued)


Table of Special Registers
(3) System clocks/counters

| Number | Name | Meaning | Description | Set by (if set) | ACPU register D9 [][][] | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD412 | 1 second counter | Number of counts in 1 -second units | Following programmable controller CPU RUN, 1 is added each second. Count repeats from 0 to 32767 to - 32768 to 0 | S <br> (Status change) | D9022 | System Q CPU (except QOOJCPU QOOCPU Q01CPU) |
| SD414 | $\begin{gathered} n=1 \text { second } \\ \text { steps } \end{gathered}$ | $2 n$ second clock units | Stores value n of 2 n second clock (Default is 30 ). Setting can be made between 1 and 32767 . | U | New |  |
| SD415 | $\mathrm{n}=1 \mathrm{~ms}$ steps | 2 nms clock units | Stores value n of 2 n ms clock (Default is 30 ). Setting can be made between 1 and 32767 . | U | New |  |
| SD420 | Scan counter | Number of counts in each scan | Incremented by 1 for each scan execution after the PC CPU is set to RUN. <br> Count repeats from 0 to 32767 to -32768 to 0 . | S <br> (Every END processing) | New | $\bigcirc$ |
| SD430 | Low speed scan counter | Number of counts in each scan | Incremented by 1 for each scan execution after the PC CPU is set to RUN. <br> Count repeats from 0 to 32767 to - 32768 to 0 . <br> Used only for low speed execution type programs. | S <br> (Every END <br> processing) | New | (except QOOJCPU QOOCPU Q01CPU) |

(4) Scan information

| Number | Name | Meaning | Description | Set by (if set) | ACPU register D9 [][][] | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD500 | Execution program №. | Execution type of program being executed | Program number of program currently being executed is stored as BIN value. | S <br> (Status change) | New | $\begin{aligned} & \text { (except } \\ & \text { Q00JCPU } \\ & \text { Q00CPU } \\ & \text { Q01CPU) } \end{aligned}$ |
| SD510 | Low speed program No. | File name of low speed execution in progress | Program number of low speed program currently being executed is stored as BIN value. <br> Enabled only when SM510 is ON . | $\left\lvert\, \begin{gathered} S \\ \text { (Every END processing) } \end{gathered}\right.$ | New |  |
| SD520 |  | Current scan time (in 1 ms units) | Stores current scan time (in 1 ms units) Range from 0 to 65535 | $\begin{gathered} \mathrm{S} \\ \text { (Every END processing) } \end{gathered}$ | D9017 <br> (format change) | $\bigcirc$ |
| SD521 | Current scan time | Current scan time (in $1 \mu \mathrm{~s}$ units) | Stores current scan time (in $1 \mu \mathrm{~s}$ units) <br> Range from 00000 to 900 <br> (Example) <br> A current scan of 23.6 ms would be stored as follows: $\begin{aligned} & \text { D520 }=23 \\ & \text { D521 }=600 \end{aligned}$ |  | New |  |
| SD522 | Initial scan time | Initial scan time (in 1 ms units) | Stores scan time for first scan (in 1 ms units). Range from 0 to 65535 | S <br> (First END processing) | New |  |
| SD523 |  | Initial scan time (in $100 \mu \mathrm{~s}$ units) | Stores scan time for first scan (in $1 \mu s$ units). Range of 000 to 900 |  |  |  |
| SD524 | Minimum scan time | Minimum scan time (in 1 ms units) | Stores minimum value of scan time (in 1 ms units). Range from 0 to 65535 | $\begin{gathered} \mathrm{S} \\ \text { (Every END processing) } \end{gathered}$ | D9018 <br> (format change) | - |
| SD525 |  | Minimum scan time (in $100 \mu \mathrm{~s}$ units) | Stores minimum value of scan time (in $100 \mu s$ units). Range of 000 to 900 |  | New |  |
| SD526 | Maximum scan time | Maximum scan time (in 1 ms units) | Stores meximum value of scan time, excepting the first scan. (in 1 ms units). Range from 0 to 65535 | $\left\lvert\, \begin{gathered} \mathrm{S} \\ \text { (Every END processing) } \end{gathered}\right.$ | D9019 <br> (format change) |  |
| SD527 |  | Maximum scan time (in $100 \mu \mathrm{~s}$ units) | Stores maximum value of scan time, excepting the first scan. (in $100 \mu \mathrm{~s}$ units). <br> Range of 000 to 900 |  | New |  |
| SD528 | For low speed execution type programscurrent scan time | Current scan time (in 1 ms units) | Stores current scan time for low speed execution type program (in 1 ms units). | $\begin{gathered} \text { S } \\ \text { (Every END processing) } \end{gathered}$ | New |  |
| SD529 |  | Current scan time (in $100 \mu \mathrm{~s}$ units) | Stores current scan time for low speed execution type program (in $100 \mu s$ units). <br> Range of 000 to 900 |  |  |  |
| SD532 | Minimum scan time for low speed execution type programs | Minimum scan time (in 1 ms units) | Stores minimum value of scan time for low speed execution type program (in 1 ms units). <br> Range from 0 to 65535 | $\begin{gathered} \mathrm{S} \\ (\text { Every END processing) } \end{gathered}$ | New |  |
| SD533 |  | Minimum scan time (in $100 \mu \mathrm{~s}$ units) | Stores minimum value of scan time for low speed execution type program (in $100 \mu \mathrm{~s}$ units). <br> Range of 000 to 900 |  |  |  |
| SD534 | Maximum scan time for low speed execution type programs | Maximum scan time (in 1 ms units) | Stores the maximum scan time for all except low speed execution type program s first scan (in 1 ms units). <br> Range from 0 to 65535 | $\begin{gathered} \mathrm{S} \\ \text { (Every END processing) } \end{gathered}$ | New |  |
| SD535 |  | Maximum scan time (in $100 \mu \mathrm{~s}$ units) | Stores the maximum scan time for all except low speed execution type program s first scan (in $100 \mu \mathrm{~s}$ units). <br> Range of 000 to 900 |  |  |  |

Table of Special Registers

Table of special registers (continued)

| Number | Name | Meaning | Description | Set by (if set) | ACPU register D9 [][][] | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD540 | END processingtime | END processing time (in 1 ms units) | Stores time from completion of scan program to start of next scan (in 1 ms units). <br> Range from 0 to 65535 | $\begin{gathered} \mathrm{S} \\ \text { (Every END processing) } \end{gathered}$ | New | $\bigcirc$ |
| SD541 |  | END processing time (in $100 \mu \mathrm{~s}$ units) | Stores time from completion of scan program to start of next scan (in $100 \mu \mathrm{~s}$ units). <br> Range of 000 to 900 |  |  |  |
| SD542 | Constant scan wait time | Constant scan wait time (in 1 ms units) | Stores wait time when constant scan time has been set (in 1 ms units). Range from 0 to 65535 | S (First END processing) | New |  |
| SD543 |  | Constant scan wait time (in $100 \mu \mathrm{~s}$ units) | Stores wait time when constant scan time has been set (in $100 \mu s$ units). Range of 000 to 900 |  |  |  |
| SD544 | Cumulative execution time for low speed execution type programs | Cumulative execution time for low speed execution type programs (in 1 ms units) | Stores cumulative execution time for low speed execution type programs (in 1 ms units). <br> Range from 0 to 65535 <br> Cleared to 0 following 1 low speed scan | $\begin{gathered} \mathrm{S} \\ \text { (Every END processing) } \end{gathered}$ | New |  |
| SD545 |  | Cumulative execution time for low speed execution type programs (in $100 \mu \mathrm{~s}$ units) | Stores cumulative execution time for low speed execution type programs (in $100 \mu \mathrm{~s}$ units). <br> Range of 000 to 900 <br> Cleared to 0 following 1 low speed scan |  |  |  |
| SD546 | Execution time for low speed execution type programs | Execution time for low speed execution type programs (in 1 ms units) | Stores low speed program execution time during 1 scan (in 1 ms units). <br> Range from 0 to 65535 <br> Stores each scan | $\begin{gathered} \mathrm{S} \\ \text { (Every END processing) } \end{gathered}$ | New |  |
| SD547 |  | Execution time for low speed execution type programs (in $100 \mu \mathrm{~s}$ units) | Stores low speed program execution time during 1 scan (in $100 \mu s$ units). <br> Range of 000 to 900 <br> Stores each scan |  |  |  |
| SD548 | Scan program execution time | Scan program execution time (in 1 ms units) | Stores execution time for scan execution type program during 1 scan (in 1 ms units). <br> Range from 0 to 65535 <br> Stores each scan | $\begin{gathered} \mathrm{S} \\ \text { (Every END processing) } \end{gathered}$ | New | - |
| SD549 |  | Scan program execution time (in $100 \mu \mathrm{~s}$ units) | Stores execution time for scan execution type program during 1 scan (in $100 \mu \mathrm{~s}$ units). <br> Range of 000 to 900 <br> Stores each scan |  |  |  |
| SD550 | Service interval measurement module | Unit/module No. | Sets I/O number for module that measures service interval. | U | New | (except QOOJCPU Q00CPU Q01CPU) |
| SD551 | Service interval time | Module service interval (in 1 ms units) | When SM 551 is ON , stores service interval for module designated by SD 550 (in 1 ms units). <br> Range from 0 to 65535 | $\begin{gathered} \mathrm{S} \\ \text { (Request) } \end{gathered}$ | New |  |
| SD552 |  | Module service interval (in $100 \mu \mathrm{~s}$ units) | When SM551 is ON, stores service interval for module designated by SD550 (in $1 \mu \mathrm{~s}$ units). <br> Range from 000 to 999 |  |  |  |

(5) Memory cards


Table of Special Registers
(5) Memory cards


Table of special registers (continued)


Table of Special Registers
(6) Instruction related registers

| Number | Name | Meaning | Description | Set by (if set) | ACPU register D9 [][][] | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SD705 |  |  |  |  |  |  |
| SD706 | Mask pattern | Mask pattern | pattern being stored at SD705 (or at SD705 and SD706 if double words are being used) to operate on all data in the block with the masked values. | U | New | $\begin{aligned} & \text { (except } \\ & \text { Q00JCPU } \\ & \text { Q00CPU } \\ & \text { Q01CPU) } \end{aligned}$ |
| SD714 | Number of vacant communication request registration areas | 0 to 32 | Stores the number of vacant blocks in the communications request area for remote terminal modules connected to the AJ71PT32-S3. | S (During execution) | M9081 | QnA CPU |
| SD715 SD716 |  |  | Patterns masked by use of the IMASK instruction are stored in the following manner: |  |  |  |
| SD717 | instruction mask pattern | Mask pattern |  | S (During execution) | New | $\bigcirc$ |
| SD718 | Accumulator | Accumulator | For | S/U | New |  |
| SD719 |  |  | Foruse as replacementoracumuator used in Aseries programs. |  |  |  |
| SD720 | Program No. destination for PLOAD instruction | Program number destination for PLOAD instruction | Stores the program number of the program to be loaded by the PLOAD instruction when designated. The destination range is from 1 to 124. | U | New | System Q CPU |
| SD730 | No. of vacant registration area for CCLink communication request | 0 to 32 | Stores the number of vacant registration areas for the request for communication with the intelligent device station connected to A(1S)J61QBT61. | S (During execution) | New | QnA CPU |
| SD736 | PKEY input | PKEY input | SD that temporarily stores keyboard data input by means of the PKEY instruction. | S (During execution) | New | (except Q00JCPU Q00CPU Q01CPU) |

(6) Instruction related registers


Table of Special Registers
(7) Debugging

(8) Latch area

(9) Blown fuse detection module

(10) I/O module verification


## (11) MELSEC A to MELSEC QnA series/MELSEC System Q conversion correspondences

For a conversion from the A series to the Q series or the System Q the special registers D9000 through D9255 (A series) correspond to the diagnostic special registers SD1000 to SD1255 of the Q series and the System Q.
These diagnostic special registers are all set by the system and cannot be changed by a userprogram. Users intending to set or reset these registers should alter their programs so that only real System Q/QnA diagnostic special registers are applied.
An exception are the special registers D9200 through D9255. The data in these registers can be changed by the user. Therefore, the user can change the data in the diagnostic special registers SD1200 to SD1255 after the conversion.

Refer to the manuals of the CPUs and the networks MELSECNET and MELSECNET/B for detailed information on the special relays of the A series.

NOTE For the device numbers for which a equivalent System Q/QnA diagnostic special register for modification is specified, modify it to the special register for a System Q/QnA CPU. If no equivalent System Q/QnA diagnostic special register is specified, the special register after conversion can be used.

Table of special relays and diagnostic special relays

| A CPU special register | Special register after conversion | Equivalent Q/QnA diagnostic special register | Name | Meaning | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: |
| D9000 | SD1000 |  | Fuse blown | Number of module with blown fuse | System QQnA CPU |
| D9001 | SD1001 |  | Fuse blown | Number of module with blown fuse |  |
| D9002 | SD1002 |  | I/O module verification error | I/O module verification error module number |  |
| D9004 | SD1004 |  | MINI link errors | Stores setting status made at parameters (modules 1 to 8 ) | QnA CPU |
| D9005 | SD1005 |  | AC DOWN counter | Number of times for AC DOWN | System Q QnA CPU |
| D9008 | SD1008 | SDO | Self-diagnostic error | Self-diagnostic error number |  |
| D9009 | SD1009 | SD62 | Annunciator detection | F number at which external failure has occurred |  |
| D9010 | SD1010 | No function for a System Q/QnA CPU | Error step | Step number at which operation error has occurred. |  |
| D9011 | SD1011 |  | Error step | Step number at which operation error has occurred. |  |
| D9014 | SD1014 |  | 1/0 control mode | I/O control mode number |  |
| D9015 | SD1015 | SD203 | Operating state of CPU | Operating state of CPU |  |
| D9016 | 1016 | No function for a System Q/QnA CPU | Program number | Stores sequence program under execution as BIN value |  |
| D9017 | SD1017 | SD520 | Scan time | Minimum scan time (10 ms units) |  |
| D9018 | SD1018 | SD524 | Scan time | Scan time (10 ms units) |  |
| D9019 | SD1019 | SD526 | Scan time | Maximum scan time (10 ms units) |  |
| D9020 | SD1020 | No function for a System Q/QnA CPU | Constant scan | Constant scan time (User sets in 10 ms units) |  |

Table of special relays and diagnostic special relays

| A CPU <br> special register | Special register <br> after Conversion | Equivalent <br> Q/QnA diagnostic <br> special register | Name | Meaning |
| :---: | :---: | :---: | :--- | :--- |
| D9021 | SD1021 |  | Salid |  |
| for: |  |  |  |  |

Table of Special Registers

Table of special relays and diagnostic special relays

| A CPU special register | Special register after conversion | Equivalent Q/QnA diagnostic special register | Name | Meaning | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: |
| D9100 | SD1100 | - | Fuse blown module | Bit pattern in units of 16 points, indicating the modules whose fuses have blown |  |
| D9101 | SD1101 |  |  |  |  |
| D9102 | SD1102 |  |  |  |  |
| D9103 | SD1103 |  |  |  |  |
| D9104 | SD1104 |  |  |  |  |
| D9105 | SD1105 |  |  |  |  |
| D9106 | SD1106 |  |  |  |  |
| D9107 | SD1107 |  |  |  |  |
| D9108 | SD1108 | - | Step transfer monitoring timer setting | Sets value for the step transfer monitoring timer in the lower byte. The setting range is from 1 to 255 seconds. <br> Sets the number of $F$ which turn on when the monitoring time is over in the higher byte. <br> The monitoring timer starts when any relay from SM1108 through SM1114 is set. If the transfer condition following a step which corresponds to the timer is not established within the set time, the set annunciator (F) is turned on. |  |
| D9109 | SD1109 |  |  |  |  |
| D9110 | SD1110 |  |  |  |  |
| D9111 | SD1111 |  |  |  |  |
| D9112 | SD1112 |  |  |  |  |
| D9113 | SD1113 |  |  |  |  |
| D9114 | SD1114 |  |  |  |  |
| D9116 | SD1116 | - | 1/0 module verification error | Bit pattern in units of 16 points, indicating |  |
| D9117 | SD1117 |  |  |  | QnA CPU |
| D9118 | SD1118 |  |  |  |  |
| D9119 | SD1119 |  |  |  |  |
| D9120 | SD1120 |  |  |  |  |
| D9121 | SD1121 |  |  |  |  |
| D9122 | SD1122 |  |  |  |  |
| D9123 | SD1123 |  |  |  |  |
| D9124 | SD9124 | SD63 | Annunciator detection quantity | Annunciator detection quantity |  |
| D9125 | SD9125 | SD64 | Annunciator detection number | Annunciator detection number |  |
| D9126 | SD9126 | SD65 |  |  |  |
| D9127 | SD9127 | SD66 |  |  |  |
| D9128 | SD9128 | SD67 |  |  |  |
| D9129 | SD9129 | SD68 |  |  |  |
| D9130 | SD9130 | SD69 |  |  |  |
| D9131 | SD9131 | SD70 |  |  |  |
| D9132 | SD9132 | SD71 |  |  |  |

Table of special relays and diagnostic special relays

| A CPU special register | Special register after conversion | Equivalent Q/QnA diagnostic special register | Name | Meaning | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: |
| D9200 | SD1200 | - | LRDP processing results | 0 : Normal End <br> 2 : LRDP instruction setting fault <br> 3 : Error at relevant station <br> 4 : Relevant station LRDP execution disabled | QnA CPU |
| D9201 | SD1201 | - | LWTP processing results | 0 : Normal End <br> 2 : LRDP instruction setting fault <br> 3 : Error at relevant station <br> 4 : Relevant station LWTP execution disabled |  |
| D9202 | SD1202 | - | Local station link type | Stores conditions for up to numbers 1 to 16 |  |
| D9203 | SD1203 | - |  | Stores conditions for up to numbers 17 to 32 |  |
| D9241 | SD1241 | - |  | Stores conditions for up to numbers 33 to 48 |  |
| D9242 | SD1242 | - |  | Stores conditions for up to numbers 49 to 64 |  |
| D9204 | SD1204 | - | Link state | 0: Forward loop, during data link <br> 1: Reverse loop, during data link <br> 2: Loopback implemented in forward/reverse directions <br> 3: Loopback implemented only forward direction <br> 4: Loopback implemented only inreverse direction <br> 5: Data link disabled |  |
| D9205 | SD1205 | - | Station implementing loopback | Station that implemented forward loopback |  |
| D9206 | SD1206 | - | Station implementing loopback | Station that implemented forward loopback |  |
| D9207 | SD1207 | - | Link scan time | Maximum value |  |
| D9208 | SD1208 | - |  | Minimum value |  |
| D9209 | SD1209 | - |  | Present value |  |
| D9210 | SD1210 | - | Number of retries | Stored as cumulative value |  |
| D9211 | SD1211 | - | Number of times loop selected | Stored as cumulative value |  |
| D9212 | SD1212 | - | Local station operation state | Stores conditions for up to Stations 1 to 16 |  |
| D9213 | SD1213 | - |  | Stores conditions for up to Stations 17 to 32 |  |
| D9214 | SD1214 | - |  | Stores conditions for up to Stations 33 to 48 |  |
| D9215 | SD1215 | - |  | Stores conditions for up to Numbers 49 to 64 |  |

Table of Special Registers

Table of special relays and diagnostic special relays

| A CPU special register | Special register after conversion | Equivalent Q/QnA diagnostic special register | Name | Meaning | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: |
| D9216 | SD1216 | - | Local station error detect state | Stores conditions for up to Numbers 1 to 16 | QnA CPU |
| D9217 | SD1217 | - |  | Stores conditions for up to Numbers 17 to 32 |  |
| D9218 | SD1218 | - |  | Stores conditions for up to Numbers 33 to 48 |  |
| D9219 | SD1219 | - |  | Stores conditions for up to Numbers 49 to 64 |  |
| D9220 | SD1220 | - | Local station parameters non-conforming; remote I/O station I/O allocation error | Stores conditions for up to Numbers 1 to 16 |  |
| D9221 | SD1221 | - |  | Stores conditions for up to Numbers 17 to 32 |  |
| D9222 | SD1222 | - |  | Stores conditions for up to Numbers 33 to 48 |  |
| D9223 | SD1223 | - |  | Stores conditions for up to Numbers 49 to 64 |  |
| D9224 | SD1224 | - | Local station and remote $1 / 0$ station initial communications underway | Stores conditions for up to Numbers 1 to 16 |  |
| D9225 | SD1225 | - |  | Stores conditions for up to Numbers 17 to 32 |  |
| D9226 | SD1226 | - |  | Stores conditions for up to Numbers 33 to 48 |  |
| D9227 | SD1227 | - |  | Stores conditions for up to Numbers 49 to 64 |  |
| D9228 | SD1228 | - | Local station and remote $1 / 0$ station error | Stores conditions for up to Numbers 1 to 16 |  |
| D9229 | SD1229 | - |  | Stores conditions for up to Numbers 17 to 32 |  |
| D9230 | SD1230 | - |  | Stores conditions for up to Numbers 33 to 48 |  |
| D9231 | SD1231 | - |  | Stores conditions for up to Numbers 49 to 64 |  |

Table of Special Registers

Table of special relays and diagnostic special relays

| A CPU special register | Special register after conversion | Equivalent Q/QnA diagnostic special register | Name | Meaning | Valid for: |
| :---: | :---: | :---: | :---: | :---: | :---: |
| D9232 | SD1232 | - | Local station and remote $\mathrm{I} / \mathrm{O}$ station loop error | Stores conditions for up to Numbers 1 to 8 | QnA CPU |
| D9233 | SD1233 | - |  | Stores conditions for up to Numbers 9 to 16 |  |
| D9234 | SD1234 | - |  | Stores conditions for up to Numbers 17 to 24 |  |
| D9235 | SD1235 | - |  | Stores conditions for up to Numbers 25 to 32 |  |
| D9236 | SD1236 | - |  | Stores conditions for up to Numbers 33 to 40 |  |
| D9237 | SD1237 | - |  | Stores conditions for up to Numbers 41 to 48 |  |
| D9238 | SD1238 | - |  | Stores conditions for up to Numbers 49 to 56 |  |
| D9239 | SD1239 | - |  | Stores conditions for up to Numbers 57 to 64 |  |
| D9240 | SD1240 | - | Number of times communications errors detected | Stores cumulative total of receive errors |  |
| D9243 | SD1243 | - | Station number information for host station | Stores station number (0 to 64) |  |
| D9244 | SD1244 | - | Number of link device stations | Stores number of slave stations |  |
| D9245 | SD1245 | - | Number of times communications errors detected | Stores cumulative total of receive errors |  |
| D9248 | SD1248 | - | Local station operation state | Stores conditions for up to Numbers 1 to 16 |  |
| D9249 | SD1249 | - |  | Stores conditions for up to Numbers 17 to 32 |  |
| D9250 | SD1250 | - |  | Stores conditions for up to Numbers 33 to 48 |  |
| D9251 | SD1251 | - |  | Stores conditions for up to Numbers 49 to 64 |  |
| D9252 | SD1252 | - | Local station error conditions | Stores conditions for up to Numbers 1 to 16 |  |
| D9253 | SD1253 | - |  | Stores conditions for up to Numbers 17 to 32 |  |
| D9254 | SD1254 | - |  | Stores conditions for up to Numbers 33 to 48 |  |
| D9255 | SD1255 |  |  | Stores conditions for up to Numbers 49 to 64 |  |

## A.5.2 Table of special registers (D) (A series only)

Special registers (D) are data registers provided for specific applications inside the CPU. Therefore, do not write data to the special registers in the program (except for the registers tagged by (2).

In general there are two types of special relays:

- Special registers that are written to automatically by the CPU and can only be read (and reset) by the user.
- Special registers that can be written to only under certain conditions.

The usage of special registers in a sequence program has to be checked accordingly.
The following table contains an overview of the entire MELSEC A series special registers including a description of their purposes.

Table of special registers (A series)

| Number | Meaning | Description | Details | CPU |
| :---: | :---: | :---: | :---: | :---: |
| D9000 | Fuse blown | Fuse blown module number | When fuse blown modules are detected, the lowest number of detected units is stored in hexadecimal (example: When fuses of Y 50 to 6 F output modules have blown, '50 is stored in hexadecimal). In order to monitor the number by peripheral devices, perform monitor operation given in hexadecimal. <br> (Cleared when all contents of D9100 to D9107 are reset to 0.) <br> Fuse blow check is executed also to the output modules of remote I/O stations. |  |
| D9002 | I/O module verify error | I/O module verify error unit number | If $/ / 0$ modules, of which data are different from data entered, are detected when the power is turned on, the first $I / O$ number of the lowest number unit among the detected units is stored in hexadecimal. (Storing method is the same as that of D9000.) To monitor the number by peripheral devices, perform monitor operation given in hexadecimal. <br> (Cleared when all contents of D9116 to D9123 are reset to 0.) <br> I/O module verify check is executed also to the modules of remote I/O terminals. |  |
| $\underset{\text { D9004 }}{\underset{1}{0}}$ | MIN I link master module error | Error detection status | Error status of the MINI(S3) link detected on loaded (AJ71PT32(S3)) is stored. <br> Please refer to the MELSECNET/MINI-S3 manual for more informations. | Only for AnA-, AnAS-, AnU-CPUs |
| $\underset{\text { D9005 }}{\mathbf{1}}$ | AC DOWN counter | AC DOWN count | 1 is added each time input voltage becomes $80 \%$ or less of rating while the CPU unit is performing operation, and the value is stored in BIN code. |  |
| $\underset{\text { D9008 }}{\underset{1}{1}}$ | Self-diagnostic error | Self-diagnostic error number | When error is found as a result of self-diagnosis, error number is stored in BIN code. | Only for AnS-CPUs, A2C-CPU |
|  | Annunciator detection | F number at which external failure has occurred | When one of FO to 255 is turned ON by OUT F or SET F, the F number, which has been detected earliest among the F numbers which have turned on, is stored in BIN code. <br> D9009 can be cleared by RST F or LEDR instruction. If another F number has been detected, the clearing of D9009 causes the next number to be stored in D9009. | Not for A3N-CPU, A3M-CPU, A3A-CPU, A3H-CPU |
| D9009 |  |  | When one of FO to F255 is turned on by OUT F or SET F, the F number, which has been detected earliest among the F numbers which have turned on, is stored in BIN code. <br> D9009 can be cleared by executing RST F or LEDR instruction or moving INDICATOR RESET switch on CPU front to ON position. If another F number has been detected, the clearing of D9009 causes the next number to be stored in D9009. | Only for A3N-CPU, A3M-CPU, A3A-CPU, A3H-CPU |
| D9010 | Error step | Step number at which operation error has occurred | When operation error has occurred during execution of application instruction, the step number, at which the error has occurred, is stored in BIN code. Thereafter, each time operation error occurs, the contents of D9010 are renewed. | Not for A3H-CPU, A3M-CPU |
| $\underset{\text { D9011 }}{\boldsymbol{p}}$ | Error step | Step number at which operation error has occurred | When operation error has occurred during execution of application instruction, the step number, at which the error has occurred, is stored in BIN code. Since storage into D9011 is made when M9011 changes from off to on, the contents of D9010 cannot be renewed unless M9011 is cleared by user program. |  |

Table of special registers (A series)

| Number | Meaning | Description | Details |  |  | CPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D9014 | 1/O control mode | I/O control mode number | The I/O control mode set is returned in any of the following numbers: <br> 0 : Both input and output in direct mode <br> 1: Input in refresh mode, output in direct mode <br> 3: Both input and output in refresh mode |  |  | Not for <br> A3H-CPU, <br> A3M-CPU, <br> An-CPUs |
| D9015 | CPU operating states | Operating states of CPU | The operating states of CPU as shown below are stored in D9015: <br> * When the CPU is in RUN mode and M9040 is off, the CPU remains in RUN mode if changed to PAUSE mode. |  |  |  |
|  | ROM/RAM setting | 0: ROM <br> 1: RAM <br> 2: EEPROM | Indicates the setting of memory select chip. One value of O to 2 is stored in BIN code. |  |  | Only for A1-CPU, <br> A1N-CPU |
| D9016 | Program number | 0: Main program (ROM) <br> 1: Main program (RAM) <br> 2: Subprogram (RAM) | Indicates which sequence program is run presently. One value of 0 to 2 is stored in BIN code. "2" is not stored when A1S, AOJ2H, A2C, A2, A2N, A2N-F, A2A, A2A-F and A2U is used. |  |  | Not for A1-CPU, A1N-CPU |
| D9017 | Scan time | Minimum scan time (per 10 ms ) | If scan time is smaller than the contents of D9017, the value is newly stored at each END. Namely, the minimum value of scan time is stored into D9017 in BIN code. |  |  |  |
| D9018 | Scan time | Scan time (per 10 ms ) | Scan time is stored in BIN code at each END and always rewritten. |  |  |  |
| D9019 | Scan time | Maximum scan time (per 10 ms ) | If scan time is larger than the contents of Dg019, the value is newly stored at each END. Namely, the maximum value of scan time is stored into D9019 in BIN code. |  |  |  |
| $\stackrel{\mathbf{2}}{\text { D9020 }}$ | Constant scan | Constant scan time <br> (Setby user in 10 ms increments) | 0: $\quad$ No setting 1 to 200: Set. Program is executed at intervals of (set value) $\times 10 \mathrm{~ms}$ |  |  | Not for A-CPUs |
| D9021 | Scan time | Scan time (1 msec unit) | Scan time is stored and updated in BIN code after every END. |  |  | Only for AnA-, AnAS-, AnU-CPUs |

Table of Special Registers

Table of special registers (A series)

| Number | Meaning | Description | Details | CPU |
| :---: | :---: | :---: | :---: | :---: |
| D9022 | 1 second counter | Counts 1 every second. | When the PC CPU starts running, it starts counting 1 every second. It starts counting up from 0 to 32767 , then down to -32768 and then again up to 0 . Counting repeats this routine. | Only for AnA-, AnAS-, AnU-CPUs |
| $\begin{gathered} \mathbf{2} \\ \text { D9025 } \end{gathered}$ | Clock data | (Year, month) | Stores the year (2 lower digits) <br> and month in BCD: <br> b15 b12b11 b8b7 b4b3 b0 <br> Example: <br> 1992, July <br> = H92071 | Only for AnA-CPUs, AnU-CPUs, AnN-CPUs, A1S-CPU |
| $\begin{gathered} \boldsymbol{2} \\ \text { D9026 } \end{gathered}$ | Clock data | (Day, hour) | Stores the day and hour in BCD : | Only for AnA-AnAS-, AnU-CPUs, AnN-CPUs, AnS-CPUs |
| $\begin{gathered} \boldsymbol{2} \\ \text { D9027 } \end{gathered}$ | Clock data | (Minute, second) | Stores the minute and second in BCD: | Only for AnA-, AnAS-, AnU-CPUs, AnN-CPUs, AnS-CPUs |
| $\begin{gathered} \mathbf{2} \\ \text { D9028 } \end{gathered}$ | Clock data | (Day of week) | Stores the day of the week in BCD: (0=Sunday, 1=Monday, <br> b15b12b11 b8 b7 b4 b3 b0 2=Tuesday etc.): | Only for AnA-, AnAS-, AnU-CPUs, AnN-CPUs, AnS-CPUs |

Table of special registers (A series)


Table of Special Registers

Table of special registers (A series)


Table of special registers (A series)


Table of Special Registers

Table of special registers (A series)


Table of special registers (A series)


Table of special registers (A series)

| Number | Meaning | Description | Details | CPU |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { D9180 } \\ & - \\ & \text { D9193 } \end{aligned}$ | Remote terminal module error number | Error code (0: normal) | Stores error code of a faulty remote terminal module when M9060 is turned on. <br> The error code storage areas for each remote terminal module are as shown below. <br> Error code is cleared in the following cases. <br> When the RUN key switch is moved from STOP to RUN. <br> (D9180 to D9183 are all cleared.) <br> When Yn4 of each remote terminal is set from OFF to ON. | Only for A2C-CPU |
| $\begin{aligned} & \text { D9196 } \\ & - \\ & \text { D9199 } \end{aligned}$ | Faulty station detection | Bit pattern of the faulty station | Bit which corresponds to faulty $/ / 0$ module or remote terminal module is set (1). <br> (Bit which corresponds to a faulty station is set when normal communication cannot be restored after executing the number of retries set at D9174.) <br> If automatic online return is enabled, bit which corresponds to a faulty station is reset (0) when the station is restored to normal. <br> Data configuration | Only for A2C-CPU |

## NOTE

 After switching OFF the power supply, a latch clear or a RESET all special registers are reset. If the RUN key switch is switched to STOP the contents of the registers are retained.The contents of the special registers tagged $\mathbf{1}$ are even retained, if the normal status is restored. They can be reset as follows:

- Insert a program line into the sequence program that resets the special register via an RST instruction due to a specified execution condition.
- Force a RESET via a programming terminal.
- Reset the CPU by switching the key switch on the CPU to RESET.

The special registers tagged 2 can only be set and reset by the sequence program.
The special registers tagged $\mathbf{3}$ are set and reset in the test mode of a programming terminal.

## A.5.3 Table of link registers (A series only)

Link registers are set or reset during data communications in a network depending on various conditions. They store the status of communications and errors within the network as a numeric value. By monitoring a link register any station number with a fault diagnosis can be read.

The processing of link registers depends on whether the CPU is installed in a master or a local station.

Link registers in the master station

| Number | Meaning | Description | Details |
| :---: | :---: | :---: | :---: |
| D9200 | LRDP processing result | 0: Normal <br> 2: LRDP instruction setting fault <br> 3: Corresponding station error <br> 4: LRDP cannot be executed in the corresponding station | Stores the execution result of the LRDP (word device read) instruction. <br> LRDP instruction setting fault: Faulty setting of the LRDP instruction constant, source, and/or destination. <br> Corresponding station error: One of the stations is not communicating. LRDP cannot be executed in the corresponding station: The specified station is a remote $/ / 0$ station. |
| D9201 | LWTP processing result | 0: Normal <br> 2: LWTP instruction setting fault <br> 3: Corresponding station error <br> 4: LWTP cannot be executed in the corresponding station | Stores the execution result of the LWTP (word device write) instruction. <br> LWTP instruction setting fault: Faulty setting of the LWTP instruction constant, source, and/or destination. <br> Corresponding station error: One of the stations is not communicating. <br> LWTP cannot be executed in the corresponding station: The specified station is a remote I/O station. |
| D9202 D9203 | Link type of a local station (see also D9241, D9242) | Status of stations 1 to 16 Status of stations 17 to 32 | The data registers store the compatibility of the slave stations to the MELSECNET or MELSECNET/II. <br> If a slave station is compatible to the MELSECNET/II the corresponding bit of the special register stores a "1". If it is compatible to the MELSECNET a "0" is stored. |
| $\begin{gathered} \text { D9204 } \\ \text { (Continue) } \end{gathered}$ | Link status | 0: Data link in forward loop <br> 1: Data link in reverse loop <br> 2: Loopback in forward/reverse direction <br> 3: Loopback in forward direction <br> 4: Loopback in reverse direction <br> 5: Data link impossible | Stores the present path status of the data link. <br> Data link in forward loop <br> Data link in reverse loop |

Table of Special Registers

Link registers in the master station

| Number | Meaning | Description | Details |
| :---: | :---: | :---: | :---: |
| D9204 | Link status |  | Loopback in forward/reverse loops <br> Loopback in forward loop only <br> Loopback in reverse loop only |
| D9205* | Loop executing station | Station executing forward loopback | Stores the local or remote I/O station number at which loopback is being executed. <br> In the above example, 1 is stored into D9205 and 3 into D9206. <br> If data link returns to normal status (data link in forward loop), values in D9205 and D9206 remain 1 and 3. <br> Reset using sequence program or the RESET key. |
| D9206* | Loop executing station | Station executing reverse loopback |  |
| D9207* | Link scan time | Maximum value | Stores the data link processing time with all local and remote $I / O$ stations. <br> Input $(\mathrm{X})$, output $(\mathrm{Y})$, link relay ( B ), and link register ( W ) assigned in link parameters communication with the corresponding stations every link scan. <br> Link scan is a period of time during which data link is executed with all connected slave stations, independently of the sequence program scan time. |
| D9208* | Link scan time | Minimum value |  |
| D9209* | Link scan time | Present value |  |
| D9210* | Retry count | Total number stored | Stores the number of retry times due to transmission error. Count stops at a maximum of "FFFF ${ }_{H}$ ". <br> RESET to return the count to 0 . |
| D9211* | Loop switching count | Total number stored | Stores the number of times the loop line has been switched to reverse loop or loopback. |

Link registers in the master station


Table of Special Registers

Link registers in the master station


Link registers in the master station


* The tagged special registers cannot be applied within MELSECNET/B.


## Index

## A

A series compatible data link instructions . . . . 8-72
A to System Q/QnA series conversion special registers A-104
special relays . . . . . . . . . . . . . . . . . . . . . A-58
ACOS, ACOSP. . . . . . . . . . . . . . . . . . . . . . . 7-356
Adding clock data . . . . . . . . . . . . . . . . . . . . 7-434
Address configuration of the data storage area 12-3
Addressing of
arrays . . . . . . . . . . . . . . . . . . . . . . . . . . 3-20
registers. . . . . . . . . . . . . . . . . . . . . . . . . 3-19
AnAS/AnUS CPUs . . . . . . . . . . . . . . . . . . . . . 1-2
AnA/AnU CPUs . . . . . . . . . . . . . . . . . . . . . . . 1-2
ANB. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-11
AND. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-4
ANDF. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-8
ANDP . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-8
ANI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-4
AnN CPUs . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-2
AnS CPUs . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-2
ANY (data type) . . . . . . . . . . . . . . . . . . . . . . . 3-9
Application instructions, Part 1. . . . . . . . . . . . . 6-1
Application Instructions, Part 2. . . . . . . . . . . . . 7-1
Applying user-created microcomputer programs 12-2
Arcus cosine calculation
from BCD data . . . . . . . . . . . . . . . . . . . 7-396
of floating point values . . . . . . . . . . . . . 7-357
Arcus sine calculation
from BCD data . . . . . . . . . . . . . . . . . . . 7-393
from floating point values. . . . . . . . . . . . 7-354
Arcus tangent calculation
from BCD data . . . . . . . . . . . . . . . . . . . 7-399
of floating point values . . . . . . . . . . . . . 7-360
Arithmetic operation instructions . . . . . . . . . . 6-25
Arithmetic Operation instructions (overview) . . 2-15
Array address/ initial address conversion . . . . 3-21
Arrays (adressing) . . . . . . . . . . . . . . . . . . . . 3-20
ASC (A series) . . . . . . . . . . . . . . . . . . . . . . 7-316
ASC, ASCP (Q series) . . . . . . . . . . . . . . . . 7-313
ASIN, ASINP . . . . . . . . . . . . . . . . . . . . . . . . 7-353
ATAN, ATANP . . . . . . . . . . . . . . . . . . . . . . 7-359

## B

BACOS, BACOSP ..... 7-395
BAND, BANDP, DBAND, DBANDP ..... 7-406
BASIN, BASINP ..... 7-392
BATAN, BATANP ..... 7-398
Batch
reset of bits ..... 7-74
save and recovery of index register contents ..... 7-489
write of data to an EEPROM file register ..... 7-492
BBLKRD, BBLKRDP ..... 11-27
BBLKWR, BBLKWRP ..... 11-30
BCD data arithmetic operation instructions ..... 6-27
BCD 4-digit
addition and subtraction operations ..... 6-44
multiplication and division operations ..... 6-54
BCD 8-digit
addition and subtraction operations ..... 6-49
multiplication and division operations ..... 6-57
BCDDA, BCDDAP, DBCDDA, DBCDDAP ..... 7-258
BCD, BCDP, DBCD, DBCDP ..... 6-83
BCOS, BCOSP ..... 7-386
BIN block
addition and subtraction operations ..... 6-69
data comparisons ..... 6-21
data exchange ..... 6-142
data transfer ..... 6-133
BIN data
arithmetic operation instructions ..... 6-27
exchange ..... 6-139
inversion ..... 6-128
transfer ..... 6-119
BIN 16-bit
addition and subtraction operations ..... 6-29
increment and decrement operations ..... 6-76
multiplication and division ..... 6-37
BIN 16-bit and 32-bit dead band control ..... 7-407
zone control. ..... 7-411
BIN 16-bit datacomparisons6-6
BIN 32-bit
addition and subtraction operations ..... 6-34
increment and decrement operations ..... 6-79
multiplication and division ..... 6-41
BIN 32-bit data comparison ..... 6-9
BINDA, BINDAP, DBINDA, DBINDAP ..... 7-248
BINHA, BINHAP, DBINHA, DBINHAP ..... 7-253
BIN, BINP, DBIN, DBINP ..... 6-86
Bit blocks ..... 3-12
of double word data ..... 3-14
of word data. ..... 3-13
Bit devices
of double word data. ..... 3-14
of word data ..... 3-12
usage in instructions ..... 3-11
Bit processing instructions ..... 7-65
Bit processing instructions (overview) ..... 2-37
BKAND, BKANDP ..... 7-11
BKBCD, BKBCDP ..... 6-111
BKBIN, BKBINP ..... 6-114
BKCMP, BKCMP_P ..... 6-20
BKOR, BKORP ..... 7-20
BKRST, BKRSTP ..... 7-73
BKXNR, BKXNRP ..... 7-39
BKXOR, BKXORP ..... 7-29
BK+, BK+P, BK-, BK-P ..... 6-68
Block transfer (for System Q) ..... 9-42
Blown fuse detection (special registers) ..... A-102
BMOV, BMOVP ..... 6-132
BREAK, BREAKP ..... 7-129
BSET, BSETP, BRST, BRSTP ..... 7-66
BSFR, BSFRP, BSFL, BSFLP ..... 7-59
BSIN, BSINP ..... 7-383
BSQR, BSQRP, BDSQR, BDSQRP ..... 7-379
BTAN, BTANP ..... 7-389
Buffer memory access instructions ..... 7-185
Buffer memory access instructions (overview). ..... 2-44
BUFRCV ..... 11-34
BUFRCVS (ETHERNET interface module) ..... 11-39
BUFRCVS (Serial communication modules) . ..... 11-3
BUFSND ..... 11-42
Building an input matrix ..... 6-204
BXCH, BXCHP ..... 6-141
$B x, B x P, B /, B / P$ ..... 6-53
Byte exchange ..... 6-145
$B+, B+P, B-, B-P$ ..... 6-43
C
Calculating
totals of 16-bit BIN data blocks ..... 7-122
totals of 32-bit BIN data blocks ..... 7-124
Calculation of program steps examples ..... 3-39
Calling
a subroutine program ..... 7-133
a subroutine program in a program file ..... 7-142
CALL, CALLP ..... 7-132
Categories of instructions ..... 2-1
CGMODE ..... 10-4
Changing the clock data format ..... 7-444
Character string
linking operations ..... 6-73
searching ..... 7-333
storing and moving ..... 7-327
STRING instruction ..... 3-22
Character string datacomparison6-16
transfer ..... 6-125
Character string processing instructions ..... 7-245
Character string processing instructions (overview) ..... 2-47
Check data bits ..... 7-85
CHG ..... 7-147
CHG instruction and counting of counters. ..... 7-152
and processing of OUT instructions ..... 7-153
and timing of timers ..... 7-153
in conjunction with a PLS instruction ..... 7-150
in conjunction with a pulsed instruction ..... 7-151
CHK (A series only) ..... 7-226
CHKCIR, CHKEND ..... 7-234
CHKST, CHK (Q series and System Q only) ..... 7-218
CJ, SCJ, JMP ..... 6-148
Clock data
adding of ..... 7-434
format changing ..... 7-444
reading of ..... 7-426
subtraction of ..... 7-439
writing of ..... 7-430
Clock instructions ..... 7-424
Clock instructions (overview) ..... 2-56
CLOSE ..... 11-56
CML, CMLP, DCML, DCMLP ..... 6-127
COM ..... 6-172
Comparision
Counters ..... A-38
Display instructions ..... A-39
of CPU modules ..... A-32
QnA CPU and System Q CPU ..... A-41
Timer. ..... A-35
Comparision operation instructions (overview) ..... 2-10
Comparison operation instructions. ..... 6-2
COMRD, COMRDP ..... 7-277
Configuration of data memory area ..... 12-4
Connection instructions ..... 5-11
Connection instructions (overview) ..... 2-7
Connection (ETHERNET) close ..... 11-58
open of ..... 11-50
Constants (use in an instruction) ..... 3-1
Conversion
from BCD block data into BIN block data ..... 6-115
from BCD data into BIN data. ..... 6-87
from BIN block data into BCD block data 6-112
from BIN data into BCD data ..... 6-84
from BIN data into floating point data ..... 6-91
from BIN data into Gray code data. ..... 6-101
from BIN 16-bit data into BIN 32-bit data ..... 6-97
from BIN 32-bit data into BIN 16-bit data ..... 6-99
from degrees into radian as floating point value ..... 7-363
from floating point data into BIN data ..... 6-94
from Gray code data into BIN data ..... 6-104
Conversionfrom radian in floating point formatinto degrees . . . . . . . . . . . . . . . 7-366
Conversion of
BIN 16-bit data into ASCII code ..... 7-314
BIN 16-/32-bit binary data into character strings ..... 7-285
character string data into ASCII code ..... 7-317
character string data into decimal floating point data ..... 7-308
character strings into BIN 16-/32-bit binary data ..... 7-293
decimal ASCII data into BIN 16-/32-bit binary data ..... 7-264
decimal ASCII data into 4-/8-digit BCD data ..... 7-273
floating point data into character string data ..... 7-299
floating point data into the decimal format 7-340
floating point number into the BCD format 7-337
hexadecimal ASCII data into BIN 16-/32-bitbinary data7-269
hexadecimal ASCII values into binary values ..... 7-319
16-/32-bit binary data into decimal values in ASCII code ..... 7-249
16-/32-bit binary data into hexadecimal values in ASCII code ..... 7-254
4-/ 8-digit BCD data into ASCII code ..... 7-259
Cosine calculationfrom BCD data7-387
from floating point values ..... 7-348
COS, COSP ..... 7-347
Counter function blocks ..... A-39
Counter functions ..... A-38
CPU shared memory
reading from ..... 9-50
writing to ..... 9-47
CPU table in instruction discription ..... 4-2
CPU types ..... 1-2
D
DABCD, DABCDP, DDABCD, DDABCDP ..... 7-272
DABIN, DABINP, DDABIN, DDABINP ..... 7-263
Data control instructions ..... 7-401
Data control instructions (overview) ..... 2-54
Data conversion instructions ..... 6-81
Data conversion instructions (overview) ..... 2-22
Data Link Instructions ..... 8-1
Data processing instructions ..... 7-76
Data processing instructions (overview) ..... 2-38
Data read/write ranges ..... 8-3
Data refresh instructions ..... 8-6
Data refresh instructions (overview) ..... 2-28
Data rotation
to the left (16-bit) ..... 7-47
to the left (32-bit) ..... 7-53
to the right (16-bit) ..... 7-44
to the right (32-bit) ..... 7-50
Data rotation instructions ..... 7-42
Data rotation instructions (overview) ..... 2-35
Data shift instructions ..... 7-55
Data table instructions (overview) ..... 2-43
Data table operation instructions ..... 7-167
Data transfer for Q4ARCPU ..... 10-6
Data transfer instructions ..... 6-117
Data transfer instructions (overview) ..... 2-25
Data types ..... 3-9
DATERD, DATERDP ..... 7-425
DATEWR, DATEWRP ..... 7-429
DATE+, DATE+P ..... 7-433
DATE-, DATE-P ..... 7-438
DBL, DBLP ..... 6-96
DBx, DBxP, DB/, DB/P ..... 6-56
DB+, DB+P, DB-, DB-P ..... 6-48
Debugging
Instructions ..... 7-217
Instructions for System Q ..... 9-7
Special registers ..... A-100
Special relays ..... A-56
Debugging instructions (overview) ..... 2-46
Decoding from 8 to 256 bits ..... 7-88
DECO, DECOP ..... 7-87
Dedicated data link instructions
for the QnA series ..... 8-11
General ..... 8-4
Dedicated data link instructions (overview) ..... 2-60
Dedicated instructions ..... 3-6
DEG, DEGP ..... 7-365
Delete a program from memory. ..... 9-37
Deleting and inserting data blocks in a data table ..... 7-181
Destination of data (d) ..... 3-2
Detecting the length of character strings ..... 7-282
Devices
MELSEC A ..... 4-3
MELSEC Q ..... 4-4
Diagnostic information special registers. ..... A-74
DINC, DINCP, DDEC, DDECP ..... 6-78
DINT (data type) ..... 3-19
Direct read of one byte from a file register ..... 7-474
Direct write of one byte to a file register ..... 7-478
Display instructions ..... 7-194
Display instructions (overview) ..... 2-45
Disuniting and uniting data in byte units ..... 7-107
Disuniting or uniting of data in random bit groupings ..... 7-102
Disuniting 16-bit data ..... 7-96
DIS, DISP ..... 7-95
DI, EI, IMASK ..... 6-156
DROL, DROLP, DRCL, DRCLP ..... 7-52
DROR, DRORP, DRCR, DRCRP ..... 7-49
DSFR, DSFRP, DSFL, DSFLP ..... 7-62
DUTY ..... 7-470
DWORD ..... 3-19
DWSUM, DWSUMP ..... 7-123
Dx, DxP, D/, D/P ..... 6-40
D+, D+P, D-, D-P ..... 6-32
$\mathrm{D}=, \mathrm{D}, \mathrm{D}>, \mathrm{D}=$ ..... 6-8
E
ECALL, ECALLP ..... 7-141
EFCALL, EFCALLP ..... 7-144
El, DI ..... 6-175
EMOD, EMODP ..... 7-336
EMOV, EMOVP ..... 6-121
EN input ..... 3-35
Encoding from 256 to 8 bits ..... 7-90
ENCO, ENCOP ..... 7-89
End of subroutine program ..... 7-136
ENEG, ENEGP ..... 6-109
ENO output ..... 3-35
EREXP, EREXPP ..... 7-339
EROMWR, EROMWRP ..... 7-491
ERRCLR ..... 11-61
Error code (ETHERNET module)
clearing of ..... 11-63
reading of ..... 11-69
Error codes
A series (except AnA ans AnAS) ..... 13-39
AnA and AnAS CPUs ..... 13-43
QnA-series and System Q (except Q00J, Q00, Q01 CPU ..... 13-12
Q00JCPU, Q00CPU, Q01CPU ..... 13-2
ERRRD ..... 11-67
ESTR, ESTRP ..... 7-298
ETHERNET
Deletion of "ERR"-LED ..... 11-63
reading of an error code ..... 11-69
Re-inizialisation ..... 11-74
EVAL, EVALP ..... 7-307
Exclusive NOR operations ..... 7-40
Exclusive OR operations ..... 7-30
Execution conditions ..... 2-5
for a link refresh ..... 6-176
for comparison operation instructions ..... 6-3
Execution conditions of the instructions ..... 3-34
EXP, EXPP ..... 7-371
Extraction of character string data ..... 7-323
Ex, ExP, E/, E/P ..... 6-65
E+, E+P, E-, E-P ..... 6-60
$\mathrm{E}=\mathrm{E}, \mathrm{E}>, \mathrm{E}=$ ..... 6-11
F
Failure check for bidirectional operations A series only ..... 7-227
QnA series and System Q. ..... 7-219
Failure diagnosis and debugging ..... 7-217
FCALL, FCALLP ..... 7-137
FDEL, FDELP, FINS, FINSP ..... 7-180
FIFR, FIFRP ..... 7-172
FIFW, FIFWP ..... 7-168
File register switching instructions ..... 7-414
File register switching instructions (overview) ..... 2-55
Finding an instruction ..... 1-3
Floating point data addition and subtraction operations ..... 6-61
comparisons ..... 6-12
multiplication and division operations ..... 6-66
transfer ..... 6-122
Floating point values as exponent of the base e ..... 7-372
FLT, FLTP, DFLT, DFLTP ..... 6-90
FMOV, FMOVP ..... 6-135
FOR, NEXT ..... 7-126
FPOP, FPOPP ..... 7-176
FREAD ..... 9-20
FROM, DFRO ..... 7-186
FROM/FROMP ..... 9-50
Functions ..... 4-6
FWRITE ..... 9-9

## G

GBIN, GBINP, DGBIN, DGBINP ..... 6-103
Generating check circuits for the CHK instruction ..... 7-235
GETE, GETEP ..... 11-6
GOEND ..... 6-153
GRY, GRYP, DGRY, DGRYP ..... 6-100
H
HABIN, HABINP, DHABIN, DHABINP ..... 7-268
Header of the MELSEC-AWL ..... 3-7
HEX, HEXP ..... 7-318
Hierarchy of data types ANY ..... 3-9
I
Identical BIN block data transfer ..... 6-136
IEC Commands for comparision ..... 6-3
INC, INCP, DEC, DECP ..... 6-75
Index qualification
AnA, AnAS, and AnU CPUs ..... 3-28
General ..... 3-24
System Q and QnA CPU ..... 3-26
Index qualification of entire program parts ..... 7-160
Indexed device numbers storing in an index qualification table ..... 7-165
Indirect adressstoring7-481
Initial registers ..... 3-19
Input instructions ..... 5-4
Input instructions (overview) ..... 2-6
Instruction name ..... 2-4
Instruction related registers ..... A-98
Instruction (structure) ..... 3-1
Instructions for a multi-CPU system ..... 9-46
Instructions for Q4ARCPU. ..... 10-1
Instructions for special function modules ..... 11-1
INSTR, INSTRP ..... 7-332
Interrupt control instructions ..... 6-157
Interrupt control instructions (overview) ..... 2-27
INT, INTP, DINT, DINTP ..... 6-93
INV ..... 5-17
IRET ..... 6-163
IXDEV, IXSET ..... 7-164
IX, IXEND ..... 7-159
I/O module verification (special registers) ..... A-103
I/O partial refreshA series . . . . . . . . . . . . . . . . . . . . . . . . 6-1696-169
Q series and System Q ..... 6-167
J
Jump instructions ..... 6-149
Jump to the end of a program ..... 6-154
K
KEY7-482
Key input of data at peripheral devices ..... 7-454
L
Ladder block parallel connection ..... 5-12
Ladder block series connection ..... 5-12
Latch Area
special registers ..... A-101
special relays ..... A-57
LD ..... 5-4
LDF ..... 5-8
LDI ..... 5-4
LDP ..... 5-8
LED ..... 7-205
LEDA, LEDB ..... 7-211
LEDC ..... 7-208
LEDR ..... 7-213
LEN, LENP ..... 7-281
Limitation of output values ..... 7-403
LIMIT, LIMITP, DLIMIT, DLIMITP ..... 7-402
Link refresh ..... 6-173
Link Refresh Instructions ..... 6-165
Logarithm (ln) calculation from floating point values ..... 7-375Logical
AND ..... 7-6
exclusive NOR ..... 7-33
OR ..... 7-15
product with 16-bit data blocks ..... 7-12
sum with 16-bit data blocks ..... 7-21
Logical operation instruction (overview) ..... 2-31
Logical operation instructions ..... 7-2
LOG, LOGP ..... 7-374
LRDP ..... 8-81
LWTP ..... 8-85
Master control instructions (overview) ..... 2-9
MAX, MAXP, DMAX, DMAXP ..... 7-111
MEF ..... 5-19
MELSECNET
Pairing setting of stations ..... 11-80
Memory cards special registers ..... A-95
special relays. ..... A-52
Memory map ..... 12-3
MEP ..... 5-19
Microcomputer Mode (AnN(S)) ..... 12-1
Microcomputer program
Application. ..... 12-2
calling ..... 7-157
MIDR, MIDRP, MIDW, MIDWP ..... 7-326
Miscellaneous instructions (overview) ..... 2-9
Module information, reading of ..... 9-2
MOV, MOVP, DMOV, DMOVP ..... 6-118
MPP ..... 5-14
MPS ..... 5-14
MRD ..... 5-14
MSG ..... 7-450
MTR ..... 6-203
M REAL TO REAL ..... 3-18
M_REAL_TO_REAL_E ..... 3-18
N
NDIS, NDISP, NUNI, NUNIP ..... 7-101
NEG, NEGP, DNEG, DNEGP ..... 6-106
Network data refresh ..... 8-8
Network refresh instructions (overview) ..... 2-60
Notation of instructions ..... 3-3
Number of program steps For an AnA, AnAS, and AnU CPU ..... 3-38
Number (n) ..... 3-2
Numerical key input ..... 7-483
0
OPEN ..... $11-47$
Operation errors
in the explanation of the instruction ..... 4-6
when an instruction is executed ..... 3-31
Operation result
conversion into pulse. ..... 5-20
inversion ..... 5-18
processing ..... 5-15
Operation start ..... 5-5
OR ..... 5-4
ORB ..... 5-11
ORF ..... 5-8
ORI ..... 5-4
ORP ..... 5-8
Other convenient Instructions, Part 1 ..... 6-178
Other convenient instructions, Part 2 ..... 7-465
Other instructions (overview) ..... 2-58
Output instructions (overview) ..... 2-8
Output of messages to peripheral devices ..... 7-451
Output to a LED display
LED ..... 7-206
LEDA, LEDB ..... 7-212
LEDC ..... 7-209
Output to a peripheral device
PR ..... 7-197
PRC. ..... 7-202
Overview
Arithmetic operation instructions ..... 2-15
Bit processing instructions ..... 2-37
Buffer memory access instructions ..... 2-44
Character string processing instructions ..... 2-47
Clock instructions ..... 2-56
Comparison operation instructions ..... 2-10
Connection instructions ..... 2-7
Data control instructions ..... 2-54
Data conversion instructions ..... 2-22
Data processing instructions ..... 2-38
Data refresh instructions ..... 2-28
Data table instructions ..... 2-43
Data transfer instructions ..... 2-25
Data types ..... A-34
Debugging instructions ..... 2-46
Dedicated data link instructions ..... 2-60
Devices for control data (READ) ..... 8-14
Devices for control data (RECV) ..... 8-46
Devices for control data (REQ) ..... 8-52
Devices for control data (SEND) ..... 8-38
Devices for control data (SREAD) ..... 8-19
Devices for control data (SWRITE) ..... 8-32
Devices for control data (WRITE) ..... 8-25
Devices for control data (ZNFR) ..... 8-61
Devices for control data (ZNTO) ..... 8-67
Display instructions ..... 2-45
Error code numbers ..... 7-232
File register switching instructions ..... 2-55
Further manuals ..... 1-1
Input instructions ..... 2-6
Instruction Tables ..... 2-1
Instructions for System Q CPUs ..... 9-1
Interrupt control instructions ..... 2-27
I/O control modes ..... A-34
Logical operation instructions ..... 2-31
Master control instructions ..... 2-9
Miscellaneous instructions ..... 2-9
Network refresh instructions ..... 2-60
Other instructions ..... 2-58
Output instructions ..... 2-8
Periheral device instructions ..... 2-57
Processing times (definition) ..... A-1
Program branch instructions ..... 2-27
Program instructions ..... 2-57
Program termination instructions ..... 2-9
Rotation instructions ..... 2-35
Routing information ..... 2-61
Shift instructions ..... 2-8, 2-36
Special function instructions ..... 2-51
Special relays ..... A-43
Structured program instructions ..... 2-41
System Q/Q series instructions equivalent to $A$ series instructions ..... A-40
Timer function blocks ..... A-37
P
PAIRSET ..... 11-79
Parallel connection ..... 5-5
Periheral device instructions (overview) ..... 2-57
Peripheral device instructions ..... 7-449
PKEY ..... 7-453
PLC parameters ..... 1-3
PLOADP ..... 9-33
PLOW, PLOWP ..... 7-463
PLSY. ..... 6-199
POFF, POFFP ..... 7-459
Positioning instruction for rotary tables ..... 6-192
PPC-CPU-CPU686(MS)-128 ..... 1-2
PPC-CPU686(MS)-64 ..... 1-2
PR ..... 7-196
PRC ..... 7-201
Presetting the number of execution scans of a device ..... 7-471
Processing
3-11
of bit data
of double word data (32 bits) ..... 3-14
of word data (16 bits) ..... 3-12
Program
Delete and load ..... 9-39
Delete from program memory ..... 9-37
loading from a memory card ..... 9-34
Program Branch Instructions ..... 6-147
Program branch instructions (overview) ..... 2-27
Program control instructions ..... 7-456
Program Execution Control Instructions ..... 6-155
Program instructions overview ..... 2-57
Program jumps ..... 6-149
Program organisation unit (POU) ..... 3-19
Program termination instructions (overview) ..... 2-9
Programm instructions
for System Q ..... 9-33
Programmable (teaching) Timer ..... 6-186
Programming
of dedicated instructions ..... 3-6
of variables ..... 3-7
PRR, PRRP ..... 11-18
PSCAN, PSCANP ..... 7-461
PSTOP, PSTOPP ..... 7-457
PSWAPP ..... 9-38
PTRA, PTRAR, PTRAEXE, PTRAEXEP ..... 7-243
Pulse
parallel connection ..... 5-9
series connection ..... 5-9
Pulse density measurement ..... 6-198
Pulse output with adjustable number of pulses ..... 6-200
Pulse width modulation ..... 6-202
PUNLOADP ..... 9-36
PUTE, PUTEP ..... 11-11
PWM ..... 6-201
Q
QCDSET, QCDSETP ..... 7-421
QDRSET, QDRSETP ..... 7-418
QnA CPUs ..... 1-2
Q00CPU ..... 1-2
Q00JCPU ..... 1-2
Q01CPU ..... 1-2
Q02CPU ..... 1-2
Q02HCPU ..... 1-2
Q06HCPU ..... 1-2
Q12HCPU ..... 1-2
Q4ARCPU
Data transfer ..... 10-6
Q4ARCPU, Mode setting. ..... 10-2
R
RAD, RADP ..... 7-362
RAMP ..... 6-195
Ramp signal ..... 6-196
Randomizing values and series update ..... 7-378
RBMOV, RBMOVP ..... 9-41
READ ..... 8-12
Reading
routing information ..... 8-103
Reading and writing routing information ..... 8-101
Reading clock data. ..... 7-426
Reading data
entered first from a data table ..... 7-173
entered last from a data table ..... 7-177
from a local station ..... 8-82
from a remote station ..... 8-91
from a special function module ..... 7-187
from other stations ..... 8-74
from special function modules in remote I/O stations ..... 8-62
Reading device comment data ..... 7-278
Reading of
user registered frames ..... 11-8
Reading of data
from a communication modul ..... 11-4
from a PROFIBUS interface module ..... 11-28
from another PLC (CC-Link) ..... 11-118
from another station on CC-Link ..... 11-111
from automatic updating buffer (A series) 11-168from automatic updating buffer ( $Q$ series) 11-172
from fixed buffer ..... 11-36
from intelligent device station (CC-Link) ..... 11-138
from intell. device station (CC-Link) ..... 11-144
in an interrupt program ..... 11-40
Reading word device data fromanother station (READ)8-15
Reading word device data from another station (SREAD) ..... 8-20
REAL (data type) ..... 3-17
REAL_TO_M_REAL ..... 3-18
REAL_TO_M_REAL_E ..... 3-18
Receiving sent data from other stations ..... 8-47
RECV ..... 8-45
REQ ..... 8-50
Request data
during RUN/STOP operation at a remote station ..... 8-55
from other stations ..... 8-56
Request/response data during write/read operation of clock data ..... 8-53
Resetting
annunciators and error displays ..... 7-214
the watchdog timer ..... 7-467
Resetting outputs
in subroutine programs ..... 7-138
in subroutine programs in program files ..... 7-145
RET ..... 7-135
Return from an interrupt program ..... 6-164
RFRP ..... 8-89
RFS, RFSP ..... 6-166
RIFR (A series) ..... 11-168
RIFR (QnA series, System Q) ..... 11-172
RIGHT, RIGHTP, LEFT, LEFTP ..... 7-322
RIRCV (A series) ..... 11-136
RIRCV (QnA series, System Q) ..... 11-142
RIRD (A series) ..... 11-108
RIRD (QnA series, System Q) ..... 11-114
RISEND (A series) ..... 11-148
RISEND (QnA series, System Q) ..... 11-154
RITO (A series) ..... 11-160
RITO (QnA series, System Q) ..... 11-164
RIWT (A series) ..... 11-122
RIWT (QnA series, System Q) ..... 11-128
RLPA (A-Serie) ..... 11-83
RLPASET, RLPASET_P ..... 11-89
RND, RNDP, SRND, SRNDP ..... 7-377
ROL, ROLP, RCL, RCLP ..... 7-46
ROR, RORP, RCR, RCRP ..... 7-43
Rotation instructions (overview) ..... 2-35
ROTC ..... 6-191
Routing information (overview) ..... 2-61
RRPA (A series) ..... 11-101
RTOP ..... 8-95
RTREAD ..... 8-102
RTWRITE. ..... 8-104

## S

Scan information special registers ..... A-93
special relays ..... A-51
Search data ..... 7-79
Search for character strings ..... 7-333
Searching
maximum values in 16-/32-bit data ..... 7-112
minimum values in 16-/32-bit data ..... 7-115
SECOND, SECONDP, HOUR, HOURP ..... 7-443
SEG ..... 6-168
SEG, SEGP ..... 7-91
SEND ..... 8-37
Sending data to other stations ..... 8-40
Sequence instructions ..... 5-1
SER, SERP, DSER , DSERP ..... 7-78
Setting
comment files ..... 7-422
file register blocks ..... 7-416
file register files ..... 7-419
Setting a program
into the low-speed execution mode ..... 7-464
into the scan execution mode ..... 7-462
into the stand-by mode ..... 7-458
into the stand-by mode including reset of the outputs ..... 7-460
Setting and resetting
sampling trace ..... 7-242
single bits ..... 7-67
status latch ..... 7-240
the carry flag ..... 7-469
Setting, resetting, and executing program trace ..... 7-244
SFR, SFRP, SFL, SFLP ..... 7-56
Shift instructions (overview) ..... 2-8, 2-36
Shifting
a 16-bit data word by n bits ..... 7-57
n bit devices by 1 bit ..... 7-60
n word devices by 1 address ..... 7-63
Sign reversal
for BIN data (complement of 2) ..... 6-107
for floating point data ..... 6-110
Sine calculation
from BCD data ..... 7-384
from floating point values ..... 7-345
SIN, SINP ..... 7-344
SLT, SLTR ..... 7-239
Software ..... 1-2
Sorting 16-/32-bit data ..... 7-118
SORT, SORTP, DSORT, DSORTP ..... 7-117
Source of data (s) ..... 3-1
SPD ..... 6-197
Special function instructions (overview) ..... 2-51
Special function timer ..... 6-188
Special functions ..... 7-342
SPREF ..... 10-11
SQR, SQRP ..... 7-368
Square root calculation from 4-digit or 8-digit BCD data ..... 7-380
of floating point values ..... 7-369
SREAD ..... 8-17
STC, CLC ..... 7-468
STMODE ..... 10-2
STMR, STMRH ..... 6-187
Storage area
Microcomputer program ..... 12-1
Storage capacities and memory areas ..... 12-1
Storing and moving parts of character strings ..... 7-327
STRA, STRAR ..... 7-241
Structured program instructions. ..... 7-125
Structured program instructions (overview) ..... 2-41
STR, STRP, DSTR, DSTRP ..... 7-284
Subtracting clock data ..... 7-439
SUB, SUBP ..... 7-156
SUM, SUMP, DSUM, DSUMP ..... 7-84
SWAP, SWAPP ..... 6-144
Switching between MAIN and SUB program ..... 7-148
SWRITE ..... 8-30
System clocks/counters
special registers ..... A-92
special relays ..... A-50
System information special registers ..... A-82
special relays ..... A-46
System Q
Multi processor type CPUs ..... 1-2
Single processor type CPUs ..... 1-2
System Q CPUs ..... 1-2
S.TO, SP.TO ..... 9-46

## T

Table of
Available devices ..... A-32
Diagnostic special relays (SM) (Q series and System Q) ..... A-43
Error codes
A series (except AnA and AnAS) ..... 13-39
AnA and AnAS CPUs ..... 13-43
QnA series and System Q ..... 13-12
System Q (Q00J, Q00, Q01 CPU) ..... 13-2
Link registers (A series only) ..... A-120
Link relays (A series only) ..... A-70
Processing times ..... A-2
Special registers (D) (A series only) ..... A-110
Special registers (Q series and System Q) ..... A-73
Special relays and diagnosticrelays (conversion)A-58
Special relays (M) (A series only) ..... A-64
Tangent calculation
7-390
from BCD data7-351
TAN, TANP ..... 7-350
Terminating a FOR/NEXT loop ..... 7-130
Test of single bits in 16- / 32-bit data words ..... 7-70
TEST, TESTP, DTEST, DTESTP ..... 7-69
Timer functions ..... A-35
TO, DTO ..... 7-190
TRACE, TRACER ..... 9-7
Transfer instructions for System Q ..... 9-41
TRUCK ..... 10-6
TTMR ..... 6-185
U
UDCNT1 ..... 6-179
UDCNT2 ..... 6-182
UINI ..... 11-72
UNIRD, UNIRDP ..... 9-2
Uniting 16-bit data ..... 7-99
UNI, UNIP ..... 7-98
Unloading and loading of a program ..... 9-39
Upper and lower byte exchanges ..... 6-145
User frames
deletion ..... 11-13
reading of. ..... 11-8
registration ..... 11-13
transmission ..... 11-20
v
VAL, VALP, DVAL, DVALP ..... 7-292
Variables ..... 4-5
Variables (use in an instruction) ..... 3-1
Verification
of device data ..... 3-33
of the device range ..... 3-31
W
WAND, WANDP, DAND, DANDP ..... 7-4
WDT, WDTP ..... 7-466
Word devices
specification of bits ..... 3-11
usage in an instruction ..... 3-13
WORD, WORDP ..... 6-98
WOR, WORP, DOR, DORP ..... 7-14
WRITE ..... 8-23
Writing
routing information ..... 8-105
Writing clock data ..... 7-430
Writing data
to a data table ..... 7-169
to a local station ..... 8-86
to a remote station ..... 8-97
to other stations ..... 8-78
to special function modules in remote I/O stations ..... 8-68
Writing od data
to intelligent device station (CC-Link) ..... 11-156
Writing of data
to a PROFIBUS interface module ..... 11-31
to another Station (CC-Link) ..... 11-125
to automatic updating buffer (A series) ..... 11-160
to automatic updating buffer ( Q series) ..... 11-164
to fixed buffer (ETHERNET) ..... 11-44
to intell. device station (CC-Link) ..... 11-150
to station on CC-Link ..... 11-132
Writing to and reading from files (System Q) .....  9-9
Writing to the buffer memory of aspecial function module7-191
Writing word device data to another station (SWRITE) ..... 8-34
Writing word device data to another station
(WRITE) ..... 8-27
WSUM, WSUMP ..... 7-121
WTOB, WTOBP, BTOW, BTOWP ..... 7-106
WXNR, WXNRP, DXNR, DXNRP ..... 7-32
WXOR, WXORP, DXOR, DXORP ..... 7-23

## X

XCH, XCHP, DXCH, DXCHP ..... 6-138
x, xP, /, /P ..... 6-36

## Z

ZCOM ..... 8-7
ZNFR ..... 8-60
ZNRD ..... 8-73
ZNTO ..... 8-66
ZNWR ..... 8-77
ZONE, ZONEP, DZONE, DZONEP ..... 7-410
ZPUSH, ZPUSHP, ZPOP, ZPOPP ..... 7-488
ZRRDB, ZRRDBP ..... 7-473
ZRWRB, ZRWRBP ..... 7-477
Symbols
\$ =, \$ , \$ >, \$ = ..... 6-15
\$MOV, \$MOVP. ..... 6-124
\$+, \$+P ..... 6-72
$+,+P,-,-P$ ..... 6-28
$=$, , >, $=$ ..... 6-5
Numbers
1-phase count-up/-down counter ..... 6-180
2-phase count-up/-down counter ..... 6-183
7-segment data. ..... 7-93
7-Segment decoding ..... 7-92


## EUROPEAN REPRESENTATIVES

UAB UTU POWEL LITHUANIA
Savanoriu pr 187
T-2053 Vilnius
LT-2053 Vinius
hone: +370 (0) 52323-101
Fax: +370 (0) 52322-980
e mail: powel@utu.lt
INTEHSIS SRL
Cuza-Voda 36/1-81
MD-2061 Chisinau
MD-2061 Chisinau
Phone: $+373(0) 2$ / 562263
Fax: +373 (0)2 / 562263
e mail: intehsis@mdl.net
Getronics b.v. NETHERLANDS
Control Systems
Donauweg 2 B
NL-1043 AJ Amsterdam
Phone: +31 (0) $20 / 5876700$
Fax: +31 (0) $20 / 5876839$ e mail: info.gia@getronics.com
Beijer Electronics AS NORWAY
Teglverksveien 1
N-3002 Drammen
Phone: +47 (0) 32 / 243000
Fax: +47 (0) 32 / 848577
e mail: info@beijer.no
MPL Technology Sp.zo.o. POLAND ul. Sliczna 36
PL-31-444 Kraków
Phone: +48 (0) 12 / 6322885
Fax: +48 (0) 12/632 4782
e mail: krakow@mpl.pl
Sirius Trading \& Services srl ROMANIA Str. Biharia No. 67-77
RO-013981 Bucuresti 1
Phone: +40 (0) 21/201 1146
Fax: +40 (0) $21 / 2011148$
e mail: sirius@siriustrading.ro
INEA d.o.o.
Stegne 11
SI-1000 Ljubljana
Phone: +386 (0) 1-513 8100
Fax: +386 (0) 1-513 8170
e mail: inea@inea.si
Beijer Electronics AB SWEDEN
Box 426
S-20124 Malmö
Phone: +46 (0) 40 / 358600
Fax: +46 (0) 40 / 358602
e mail: info@beijer.se
ECONOTEC AG SWITZERLAND
Postfach 282
CH-8309 Nürensdorf
Phone: +41 (0) $1 / 8384811$
Fax: +41 (0) 1 / 8384812
e mail: info@econotec.ch
GTS TURKEY

Darülaceze Cad. No. 43 Kat. 2
TR-80270 Okmeydani-Istanbul
Phone: +90 (0) 212 / 3201640
Fax: +90 (0) 212 / 3201649
e mail: gts@turk.net
CSC Automation Ltd.
UKRAINE
15, M. Raskova St., FI. 10, Office 1010
UA-02002 Kiev
Phone: +380 (0) 44 / 238-83-16
Fax: +380 (0) 44 / 238-83-17
e mail: csc-a@csc-a.kiev.ua

## EURASIAN REPRESENTATIVES

Avtomatika Sever Ltd. RUSSIA Lva Tolstogo St. 7, Off. 311 RU-197376 St Petersburg Phone: +7812 / 1183238
Fax: +7812 / 1183239
e mail: as@avtsev.spb.ru
CONSYS RUSSIA
Promyshlennaya St. 42
RU-198099 St Petersburg
Phone: +7812 / 3253653
Fax: +7812 / 1472055
e mail:consys@consys.spb.ru
Electrotechnical RUSSIA
Systems Siberia
Partizanskaya St. 27, Office 306
RU-121355 Moscow
Phone: +7 095/ 416-4321
Fax: +7 095/ 416-4321
e mail: info@eltechsystems.ru
Electrotechnical RUSSIA
Systems Siberia
Shetinkina St. 33, Office 116
RU-630088 Novosibirsk
Phone: +7 3832 / 22-03-05
Fax: +7 3832 / 22-03-05
e mail: info@eltechsystems.ru
Elektrostyle RUSSIA
ul. Garschina 1
RU-140070 Moscow
Phone: +7 095 / 5149316
Fax: +7095 / 5149317
e mail: info@estl.ru
Elektrostyle
Office No 312
Office No. 312 ,
RU-630049 Novosibirsk
Phone: +7 $3832 / 106618$
Fax: +7 3832 / 106626
e mail: info@estl.ru
ICOS
RUSSIA
Industrial Computer Systems Zao
Ryazanskij Prospekt 8a, Office 100
RU-109428 Moscow
Phone: +7 095 / 232-0207
Fax: +7 095 / 232-0327
e mail: mail@icos.ru
NPP Uralelektra
RUSSIA

## ul. Sverdlova 11a

## U-620027 Ekaterinburg

Phone: +7 3432 / 532745
Fax: +7 3432 / 532745
e mail: elektra@etel.ru
SSMP Rosgidromontazh Ltd. RUSSIA
23, Lesoparkovaya Str.
RU-344041 Rostov On Don
Phone: +78632 / 360022
Fax: +7 8632 / 360026
e mail: -
STC Drive Technique
RUSSIA
ul. Bajkalskaja 239, Office 2-23
RU-664075 lrkutsk
Phone: +7 3952 / 243816
Fax: +7 3952 / 230298
e mail: privod@irk.ru
STC Drive Technique Poslannikov Per. 9, str. 1
RU-107005 Moscow
Phone: +7 095 / 790-72-10
Fax: +7 095 / 790-72-12
e mail: info@privod.ru

## AFRICAN REPRESENTATIVE

CBI Ltd.
SOUTH AFRICA
Private Bag 2016
ZA-1600 Isando
Phone: +27 (0) 11/ 9282000
Fax: +27 (0) 11/392 2354
e mail: cbi@cbi.co.za


[^0]:    *: Refer to chapter 3.9.2 "For an AnA, AnAS, and AnU CPU" for the according number of steps.

[^1]:    ${ }^{1}$ These are IEC function blocks.
    ${ }^{2}$ FEND and END are set automatically by the GX Developer and the GX IEC Developer.

[^2]:    ${ }^{1} \mathrm{XO}$ is set

[^3]:    ${ }^{1}$ Main routine program
    ${ }^{2}$ Subroutine program
    ${ }^{3}$ Interrupt program
    ${ }^{4}$ Sequence program

[^4]:    ${ }^{2}$ Carry

[^5]:    ${ }^{1}$ The number of steps depends on the device and the type of CPU.
    If a QnA-CPU or a System $Q$ single processor CPU is used:
    If a System Q multi processor CPU is used with
    internal word devices (except for file register ZR):
    constants:
    Bit Devices, whose device numbers are multiplies of 16, whose digit designation is
    K8, and which use no index qualification:5

    If a System $Q$ multi processor CPU is used with devices other than above mentioned: 3
    ${ }^{2}$ The number of steps depends on the device and the type of CPU.
    If a QnA-CPU or a System Q single processor CPU is used:
    If a System Q multi processor CPU is used with
    internal word devices (except for file register ZR):
    constants:
    Bit Devices, whose device numbers are multiplies of 16, whose digit designation is
    K8, and which use no index qualification:
    If a System Q multi processor CPU is used with devices other than above mentioned:

[^6]:    ${ }^{1}$ Undesignated digits are read as 0.

[^7]:    ${ }^{1}$ Undesignated digits are read as 0

[^8]:    ${ }^{1}$ Multiplicand
    ${ }^{2}$ Multiplier
    ${ }^{3}$ Result of multiplication

[^9]:    NOTE This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

[^10]:    ${ }^{1}$ Output power supply
    ${ }^{2}$ Output module

[^11]:    Operation Errors

    In the following cases an operation error occurs and the error flag is set:

    - The individual digits in s do not range within 0 to 9 .
    - When a Q series CPU or a CPU of the System Q is used, this error can be suppressed by turning SM722 ON. However, the instruction is not executed regardless of the status of SM722 if the specified value in s is out of range.

[^12]:    ${ }^{1}$ Rounded off
    ${ }^{2}$ Eliminated

[^13]:    ${ }^{1}$ Floating point data, data type real number
    ${ }^{2}$ BIN 32-bit data
    ${ }^{3}$ No result. Value exceeds relevant device range of DINT instruction. Error code is returned.

    NOTE These programs will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

[^14]:    NOTE
    This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

[^15]:    Operation In the following cases an operation error occurs and the error flag is set: Errors

[^16]:    ${ }^{1}$ Inversion with following addition

[^17]:    ${ }^{1}$ Refer to chapter "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.

[^18]:    ${ }^{1}$ These bits are ignored.

[^19]:    ${ }^{1}$ Sequence program of the master station
    ${ }^{2}$ Link scan time in the slave station

[^20]:    ${ }^{1} \mathrm{X}$ only
    ${ }^{2} \mathrm{C}$ only

[^21]:    NOTE This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

[^22]:    NOTE This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

[^23]:    ${ }^{1}$ Station 0 (position 0)
    ${ }^{2}$ Station 1 (position 1)
    ${ }^{3}$ Incremental encoder

[^24]:    ${ }^{1}$ The number of steps depends on the device and the type of CPU.
    If a QnA-CPU is used:
    If a single processor System Q CPU is used
    If a multi processor System Q CPU is used with internal word devices (except for file register ZR) or constants:6

    If a multi processor System Q CPU is used with Bit Devices, whose device numbers are multiplies of 16, whose digit designation is K4, and which use no index qualification:6

    If a multi processor System Q CPU is used with devices other than above mentioned: 4
    ${ }^{2}$ The number of steps depends on the device and the type of CPU.
    If a QnA-CPU is used:
    If a System Q CPU is used with internal word devices (except for file register ZR) or constants: 6
    If a System Q CPU is used with Bit Devices, whose device numbers are multiplies of 16,
    whose digit designation is K4, and which use no index qualification:
    6
    If a System Q CPU is used with devices other than above mentioned: 4

[^25]:    ${ }^{1}$ These bits are set to 0.

[^26]:    ${ }^{1}$ The number of steps depends on the device and the type of CPU.
    If a QnA-CPU is used: 4
    If a single processor System Q CPU is used 3
    If a multi processor System Q CPU is used with internal word devices (except for file register ZR) or constants:
    If a multi processor System Q CPU is used with Bit Devices, whose device numbers are multiplies of 16 , whose digit designation is K4, and which use no index qualification:
    If a multi processor System Q CPU is used with devices other than above mentioned: 4
    2 The number of steps depends on the device and the type of CPU.
    If a QnA-CPU is used:
    If a System Q CPU is used with internal word devices (except for file register ZR) or constants: 6
    If a System Q CPU is used with Bit Devices, whose device numbers are multiplies of 16,
    whose digit designation is K4, and which use no index qualification:
    If a System Q CPU is used with devices other than above mentioned: 4

[^27]:    NOTE The program examples 2 and 4 will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

[^28]:    ${ }^{1}$ The number of steps depends on the device and the type of CPU.
    If a QnA-CPU is used:
    If a single processor System Q CPU is used
    If a multi processor System Q CPU is used with internal word devices (except for file register ZR ) or constants:
    If a multi processor System Q CPU is used with Bit Devices, whose device numbers are multiplies of 16 , whose digit designation is K 4 , and which use no index qualification:
    If a multi processor System Q CPU is used with devices other than above mentioned: 4
    ${ }^{2}$ The number of steps depends on the device and the type of CPU.
    If a QnA-CPU is used:
    If a System Q CPU is used with internal word devices (except for file register ZR ) or constants: 6
    If a System Q CPU is used with Bit Devices, whose device numbers are multiplies of 16,
    whose digit designation is K4, and which use no index qualification:
    6
    If a System Q CPU is used with devices other than above mentioned: 4

[^29]:    ${ }^{1}$ The number of steps depends on the device and the type of CPU.
    If a QnA-CPU is used: ..... 4
    If a single processor System Q CPU is used ..... 3If a multi processor System Q CPU is used with internal word devices (except for fileregister ZR) or constants:6If a multi processor System Q CPU is used with Bit Devices, whose device numbers aremultiplies of 16 , whose digit designation is K4, and which use no index qualification:6
    If a multi processor System Q CPU is used with devices other than above mentioned: ..... 4

    2 The number of steps depends on the device and the type of CPU.

[^30]:    ${ }^{1}$ These bits are set to 0
    ${ }^{2}$ Carry flag
    The least significant $n$ bits beginning from bit $b 0$ on are set to 0 . The nth bit ( $b(15-n)$ ) to be shifted is moved to the carry flag (A series $=$ M9012, $Q$ series and System $Q=$ SM700).
    For timers and counters, the actual value (count) is shifted. The setting value cannot be shifted.
    For bit devices, shifting within a device with a specified number of bits is feasible (see program example 1).

[^31]:    ${ }^{1}$ These bits are set to 0
    ${ }^{2}$ Carry flag

[^32]:    ${ }^{1}$ This bit is set to 0
    ${ }^{2}$ Carry flag

[^33]:    ${ }^{1}$ This bit is set to 0

[^34]:    ${ }^{1}$ This bit is set

[^35]:    ${ }^{1}$ This bit is reset

[^36]:    ${ }^{1}$ Tested bit

[^37]:    ${ }^{1}$ Reset
    ${ }^{2}$ Set

[^38]:    ${ }^{1}$ These bits remain unchanged

[^39]:    ${ }^{1}$ Entry code
    ${ }^{2}$ Search range
    ${ }^{3}$ Search results
    ${ }^{4}$ Position of first match
    ${ }^{5}$ Number of matches

[^40]:    ${ }^{1}$ Entry code
    ${ }^{2}$ Search range
    ${ }^{3}$ Search results
    ${ }^{4}$ Position of first match
    ${ }^{5}$ Number of matches

[^41]:    ${ }^{1}$ Counting set bits
    ${ }^{2}$ Binary coded number of bits

[^42]:    ${ }^{1}$ Bit device
    ${ }^{2}$ Word device
    ${ }^{3} 8$ bits
    ${ }^{4}$ These bits are always reset to 0
    ${ }^{5} 7$-segment data

[^43]:    ${ }^{1}$ These bits are ignored
    ${ }^{2}$ These bits are reset to 0

[^44]:    ${ }^{1}$ These bytes are ignored

[^45]:    ${ }^{1}$ Found maximum value
    ${ }^{2}$ First position the value has been found at
    ${ }^{3}$ Number of identical maximum values

[^46]:    ${ }^{1}$ Found minimum value
    ${ }^{2}$ First position the value has been found at
    ${ }^{3}$ Number of identical minimum values

[^47]:    ${ }^{1}$ Timer, counter processing, self diagnostics
    ${ }^{2}$ Sequence program

[^48]:    ${ }^{1}$ Microcomputer program

[^49]:    ${ }^{1}$ Data table
    ${ }^{2}$ Position pointer
    ${ }^{3}$ Data table range

[^50]:    ${ }^{1}$ Data table
    ${ }^{2}$ Position pointer
    ${ }^{3}$ Data table range

[^51]:    ${ }^{1}$ Data table
    ${ }^{2}$ Position pointer
    ${ }^{3}$ Data table range
    ${ }^{4}$ Highest available storage address

[^52]:    ${ }^{1}$ Data table
    ${ }^{2}$ Position pointer
    ${ }^{3}$ Data table range

[^53]:    ${ }^{1}$ Data table
    ${ }^{2}$ Position pointer
    ${ }^{3}$ Data table range

[^54]:    ${ }^{1}$ Data table
    ${ }^{2}$ This register is reset to 0

[^55]:    ${ }^{1}$ Data table
    ${ }^{2}$ Position pointer
    ${ }^{3}$ For $\mathrm{n}=2$ the data block is inserted at $\mathrm{d}+2$

[^56]:    ${ }^{1}$ Data table
    ${ }^{2}$ Leading edge of X10

[^57]:    ${ }^{1}$ Memory of the CPU
    ${ }^{2}$ Buffer memory of special function module

[^58]:    ${ }^{1}$ Comment (ASCI code) from X1 onwards
    ${ }^{2}$ Start of output
    ${ }^{3}$ Outputs Y
    ${ }^{4}$ Sequence program
    ${ }^{5} \mathrm{PR}$ instruction execution flag (used as interlock)
    ${ }^{6}$ Output of ASCII code
    ${ }^{7}$ Output of strobe signal
    ${ }^{8}$ Printer or display device

[^59]:    ${ }^{1}$ Strobe signal
    ${ }^{2}$ PRC instruction execution flag
    ${ }^{3}$ Processing time ( $16 \times 30 \mathrm{~ms}=480 \mathrm{~ms}$ ) for the PRC instruction
    ${ }^{4}$ File access in process flag
    ${ }^{5}$ The PRC instruction cannot be executed again
    ${ }^{6}$ File access completion flag
    ${ }^{7}$ No other instruction can be executed
    ${ }^{8}$ Instructions other than PRC, S.FREAD, S.FWRITE, PLOAD, PUNLOAD and PSWAPP can be executed

[^60]:    ${ }^{1}$ Number of stored annunciators
    ${ }^{2} \mathrm{~F}$ number storage area

[^61]:    NOTE
    Please check, whether these functions are available and supported by your version of the GX IEC Developer.

[^62]:    ${ }^{1}$ Advance movement
    ${ }^{2}$ Retract movement
    ${ }^{3}$ Advance command
    ${ }^{4}$ Retract command

[^63]:    ${ }^{1} 16$-bit binary data
    ${ }^{2}$ Digit of tenthousands in ASCII code/ sign character
    ${ }^{3}$ Digit of hundreds in ASCII code/ digit of thousands in ASCII code
    ${ }^{4}$ Digit of ones in ASCII code/ digit of tens in ASCII code
    ${ }^{5}$ With the relay SM701 not set

[^64]:    ${ }^{1}$ Binary value

[^65]:    ${ }^{1}$ Binary value
    ${ }^{2}$ Output

[^66]:    ${ }^{1}$ Upper 8 bits
    ${ }^{2}$ Lower 8 bits
    ${ }^{3}$ 32-bit binary data
    ${ }^{4}$ ASCII code of the 7th digit/ ASCII code fo the 8th digit
    ${ }^{5}$ ASCII code of the 5th digit/ ASCII code of the 6th digit
    ${ }^{6}$ ASCII code of the 3th digit/ ASCII code of the 4th digit
    ${ }^{7}$ ASCII code of the 1st digit/ ASCII code of the 2nd digit
    ${ }^{8}$ With the relay SM701 not set

[^67]:    ${ }^{1}$ Output
    ${ }^{2}$ Binary data

[^68]:    ${ }^{1}$ Is read as -00276
    ${ }^{2}$ Binary value

[^69]:    ${ }^{1}$ ASCII code of the digit of hundreds/ ASCII code of the digit of thousands
    ${ }^{2}$ ASCII code of the digit of ones/ ASCII code of the digit of tens
    ${ }^{3}$ Digit of thousands
    ${ }^{4}$ Digit of hundreds
    ${ }^{5}$ Digit of tens
    ${ }^{6}$ Digit of ones

[^70]:    ${ }^{1}$ These characters are not processed
    ${ }^{2}$ Total of all digits
    ${ }^{3}$ Number of decimal places
    ${ }^{4}$ Binary value
    ${ }^{5}$ Sign character
    ${ }^{6}$ These characters are not processed
    ${ }^{7}$ Total of all digits
    ${ }^{8}$ Number of decimal places
    ${ }^{9}$ Binary value

[^71]:    ${ }^{1}$ Decimal floating point data (real number)

[^72]:    ${ }^{1}$ This digit is not processed
    ${ }^{2}$ This number is cut off

[^73]:    ${ }^{1}$ Position of the 5th character (s2)

[^74]:    ${ }^{1}$ Conversion into degrees
    ${ }^{2}$ Conversion into the BIN format
    ${ }^{3}$ Conversion into the BCD format
    ${ }^{4}$ Floating point value (real number)
    ${ }^{5}$ Floating point value (real number)
    ${ }^{6}$ Binary value
    ${ }^{7} \mathrm{BCD}$ value

[^75]:    ${ }^{1}$ Conversion into the BIN format
    ${ }^{2}$ Conversion into the floating point format
    ${ }^{3}$ Exponential calculation
    ${ }^{4} B C D$ value
    ${ }^{5}$ Binary value
    ${ }^{6}$ Floating point value (real number)
    ${ }^{7}$ Floating point value (real number)

[^76]:    ${ }^{1}$ Square root calculation

[^77]:    ${ }^{1}$ Output value
    ${ }^{2}$ Input value
    ${ }^{3}$ Output value (d)
    ${ }^{4}$ Input value (s3)
    5 Upper limit value (s2)
    ${ }^{6}$ Lower limit value (s1)

[^78]:    ${ }^{1}$ Block 0
    ${ }^{2}$ Block 1
    ${ }^{3}$ Y41 is set because D0 is less than D1

[^79]:    ${ }^{1}$ Clock data
    ${ }^{2}$ Month
    ${ }^{3}$ Day, hour
    ${ }^{4}$ Minute, second

[^80]:    Operation In the following cases an opration error occurs and the error flag is set:
    Errors

    - The clock data specified in s+0 (Array_s[0]) through s+6 (Array_s[6]) exceed the relevant value range (error code 4100).

[^81]:    ${ }^{1}$ Year
    ${ }^{2}$ Month, day
    ${ }^{3}$ Hour, minute
    ${ }^{4}$ Seconds, Day of the week
    ${ }^{5}$ Clock data

[^82]:    ${ }^{1}$ Hour
    ${ }^{2}$ Minute
    ${ }^{3}$ Second

[^83]:    ${ }^{1}$ Hour
    ${ }^{2}$ Minute
    ${ }^{3}$ Second

[^84]:    ${ }^{1}$ Hour
    ${ }^{2}$ Minute
    ${ }^{3}$ Second

[^85]:    ${ }^{1}$ Hour
    ${ }^{2}$ Minute
    ${ }^{3}$ Second

[^86]:    ${ }^{1}$ Value to be converted into seconds
    ${ }^{2}$ Hour
    ${ }^{3}$ Minute
    ${ }^{4}$ Second

[^87]:    Operation In the following cases an operation error occurs and the error flag is set:
    Errors

    - The entered key input data exceeds the relevant storage device range of the devices specified in $d+0$ through $d+17$ (error code 4101).

[^88]:    ${ }^{1}$ Key input data
    ${ }^{2}$ Storage of entered data

[^89]:    ${ }^{1}$ Storage area for even byte numbers (here: address 0 through address 5006)
    ${ }^{2}$ Storage area for odd byte numbers (here: address 1 through address 5007)

[^90]:    ${ }^{1}$ Serial byte number 32000 (lower byte in file register R16000)
    ${ }^{2}$ Serial byte number 32007 (upper byte in file register R16003)

[^91]:    ${ }^{1}$ Storage area for even byte numbers (here: address 0 through address 5006)
    ${ }^{2}$ Storage area for odd byte numbers (here: address 1 through address 5007)

[^92]:    ${ }^{1}$ Address
    ${ }^{2}$ Write byte
    ${ }^{3}$ This byte is ignored

[^93]:    ${ }^{1}$ Serial byte number 32000 (lower byte of file register R16000)
    ${ }^{2}$ Serial byte number 32007 (upper byte of file register R16003)
    ${ }^{3}$ These bytes are ignored

[^94]:    ${ }^{1}$ Input module
    ${ }^{2}$ Strobe signal

[^95]:    ${ }^{1}$ Execution condition for the KEY instruction
    ${ }^{2}$ Set for more than one program scan
    ${ }^{3}$ Reset for more than one program scan
    ${ }^{4}$ Strobe signal (s+8, array_s[8])
    ${ }^{5}$ ASCII input data (s+0 through s+7, array_s[0] through array_s[7])
    ${ }^{6}$ Reading "1"
    ${ }^{7}$ Reading "2"
    ${ }^{8}$ Reading " 3 "
    ${ }^{9}$ Reading "4"

[^96]:    ${ }^{1}$ Numerical key pad
    ${ }^{2}$ Input module
    ${ }^{3}$ Strobe signal

[^97]:    ${ }^{1}$ Station executing the instruction
    ${ }^{2}$ Relay stations (routing parameters must be set)
    ${ }^{3}$ Read operation
    ${ }^{4}$ Object station

[^98]:    ${ }^{1}$ END processing
    ${ }^{2}$ Execution of the WRITE instruction
    ${ }^{3}$ Completion of the operation
    ${ }^{4}$ Program of the host station
    ${ }^{5}$ WRITE instruction
    ${ }^{6}$ Communications channel flag
    ${ }^{7}$ Host station completion device set after completion of the operation (d2)
    ${ }^{8}$ Status display of the operation completion ((d2)+1)
    ${ }^{9}$ Completion of a faulty transmission
    ${ }^{10}$ Completion of an errorfree transmission
    ${ }^{11}$ One scan

[^99]:    ${ }^{1}$ END processing
    ${ }^{2}$ Execution of the RECV instruction
    ${ }^{3}$ Completion of the operation
    ${ }^{4}$ Program of the host station
    ${ }^{5}$ RECV instruction
    ${ }^{6}$ Communications channel flag
    ${ }^{7}$ Host station completion device set after completion of the operation (d2)
    ${ }^{8}$ Status display of the operation completion ((d2)+1)
    ${ }^{9}$ Completion of a faulty transmission
    ${ }^{10}$ Completion of an errorfree transmission
    ${ }^{11}$ One scan

[^100]:    ${ }^{1}$ END processing
    ${ }^{2}$ Execution of the ZNFR instruction
    ${ }^{3}$ Completion of the operation
    ${ }^{4}$ Program of the host station
    ${ }^{5}$ ZNFR instruction
    ${ }^{6}$ Read/ write request signal
    ${ }^{7}$ After execution of the dedicated data link instruction of the $Q$ series
    ${ }^{8}$ Completion of read/ write operation
    ${ }^{9}$ Host station completion device set after completion of the operation (d)
    ${ }^{10}$ Status display of the operation completion ( $\mathrm{d}+1$ )
    ${ }^{11}$ Completion of a faulty transmission
    ${ }^{12}$ Completion of an errorfree transmission
    ${ }^{13}$ One scan

[^101]:    ${ }^{1}$ Host station/ master station
    ${ }^{2}$ Network module (host station/ master station)
    ${ }^{3}$ Remote I/O station (object station)
    ${ }^{4}$ Special function module (object station/ remote I/O station)

[^102]:    ${ }^{1}$ END processing
    ${ }^{2}$ Execution of the ZNTO instruction
    ${ }^{3}$ Completion of the operation
    ${ }^{4}$ Program of the host station
    ${ }^{5}$ ZNTO instruction
    ${ }^{6}$ Read/ write request signal
    ${ }^{7}$ After execution of the dedicated data link instruction of the QnA series
    ${ }^{8}$ Completion of read/ write operation
    ${ }^{9}$ Host station completion device set after completion of the operation (d)
    ${ }^{10}$ Status display of the operation completion ( $d+1$ )
    ${ }^{11}$ Completion of a faulty transmission
    ${ }^{12}$ Completion of an errorfree transmission
    ${ }^{13}$ One scan

[^103]:    ${ }^{1}$ Host station (master station)
    ${ }^{2}$ Data link module
    ${ }^{3}$ Special function module (object station/remote I/O station)

[^104]:    ${ }^{1}$ Operation
    ${ }^{2}$ Contents of routing parameter settings
    ${ }^{3}$ Network number of destination network for transmission
    ${ }^{4}$ Network number of relay station
    ${ }^{5}$ Station number of relay station
    ${ }^{6}$ Station number of routing station

[^105]:    Operation Errors

    In the following cases an operation error occurs and the error flag is set:

    - The drive number or the file specified by $s 1$ or $s 2$ does not exist (errorcode 2410).
    - The dive number specified by s 2 is invalid (errorcode 4100).
    - There is not enough capacity in the program memory (drive 0 ) to load the specified program (errorcode 2413).
    - The program designated by $s 1$ is not in standby status or is being executed (error code 4101).

[^106]:    ${ }^{1}$ Reading of the connection status ( $\mathrm{M} 0=1$ : Opening of connection 1 has been completed)
    ${ }^{2}$ Reading of the open request ( $\mathrm{M} 20=1$ : Opening of connection 1 is requested)
    ${ }^{3}$ The signal to open the connection is converted to a pulse.
    ${ }^{4}$ The source for the parameters is set $\left(0000_{\mathrm{H}}=\right.$ External setting $)$.
    ${ }^{5}$ Opening of connection 1
    ${ }^{6} \mathrm{M} 150$ is set when the opening of the connection has been completed without an error.
    ${ }^{7}$ M151 is set when an error has occured during the opening of the connection.

[^107]:    ${ }^{1}$ Reading of the connection status ( $\mathrm{M} 0=1$ : Opening of connection 1 has been completed)
    ${ }^{2}$ Reading of the open request ( $\mathrm{M} 20=1$ : Opening of connection 1 is requested)
    ${ }^{3}$ The signal to open the connection is converted to a pulse.
    ${ }^{4}$ The source for the parameters is set $\left(0000_{\mathrm{H}}=\right.$ External, $8000_{\mathrm{H}}=$ Devices $(\mathrm{s} 2)+2$ to(s2) +9$)$ )
    5 The application setting is stored in (s2)+2.
    6 The port No. of the ETHERNET module is written to ( s 2 ) +3
    7 The IP address (10.97.85.223) of the external device is stored in (s2) +4 and (s2) +5 .
    $8 \mathrm{ln}(\mathrm{s} 2)+6$ the port No. of the external device is stored.
    9 Opening of connection 1
    ${ }^{10} \mathrm{M} 150$ is set when the opening of the connection has been completed without an error.
    ${ }^{11} \mathrm{M} 151$ is set when an error has occured during the opening of the connection.

[^108]:    ${ }^{1}$ Reading of the connection status ( $\mathrm{M} 0=1$ : Opening of connection 1 has been completed)
    ${ }^{2}$ Reading of the open request ( $\mathrm{M} 20=1$ : Opening of connection 1 is requested)
    ${ }^{3}$ The signal to open the connection is converted to a pulse.
    ${ }^{4}$ The source for the parameters is set $\left(0000_{\mathrm{H}}=\right.$ External, $8000_{\mathrm{H}}=$ Devices $(\mathrm{s} 2)+2$ to(s2) +9$)$ )
    5 The application setting is stored in (s2)+2.
    6 The port No. of the ETHERNET module is written to (s2)+3
    7 The IP address (10.97.85.223) of the external device is stored in (s2)+4 and (s2)+5.
    ${ }^{8} \ln (\mathrm{~s} 2)+6$ the port No. of the external device is stored.
    ${ }^{9}$ Opening of connection 1
    ${ }^{10}$ M150 is set when the opening of the connection has been completed without an error.
    ${ }^{11} \mathrm{M} 151$ is set when an error has occured during the opening of the connection.

[^109]:    ${ }^{1}$ Odd addresses
    ${ }^{2}$ Even addresses
    ${ }^{3}$ Area storing ON/OFF data status of a remote station (read and write), $0=O F F, 1=O N$.
    Obtain actual input by the following expression: $(\mathrm{X})=(\mathrm{XIM}) \vee(\overline{\mathrm{X}})$
    ${ }^{4}$ Area storing ON/OFF data status of an input module (read only), $0=\mathrm{OFF}, 1=\mathrm{ON}$.
    ${ }^{5}$ Area storing operation results of the PLC (read and write), $0=O F F, 1=O N$.

[^110]:    ${ }^{1}$ Odd addresses
    ${ }^{2}$ Even addresses
    ${ }^{3}$ Area storing operation results of the PLC (read and write)

[^111]:    ${ }^{1}$ A3NMCA-16
    ${ }^{2}$ A3NMCA-24, 40 oder 56
    ${ }^{3}$ Block no.
    ${ }^{4}$ Head address

[^112]:    ${ }^{1}$ Specifications in parentheses () indicate the special register numbers where individual information is stored.
    ${ }^{2}$ The CPU operation status on occurence of an error can be set via parameters (LED display will change accordingly).
    ${ }^{3}$ Stop/continue operation is selectable for each module by setting parameters..

[^113]:    ${ }^{1}$ Specifications in parentheses () indicate the special register numbers where individual information is stored.
    ${ }^{2}$ The CPU operation status on occurence of an error can be set via parameters (LED display will change accordingly).

[^114]:    ${ }^{1}$ Specifications in parentheses () indicate the special register numbers where individual information is stored.
    ${ }^{2}$ The CPU operation status on occurence of an error can be set via parameters (LED display will change accordingly).

[^115]:    ${ }^{1}$ Specifications in parentheses () indicate the special register numbers where individual information is stored.

[^116]:    ${ }^{1}$ Specifications in parentheses () indicate the special register numbers where individual information is stored.
    ${ }^{2}$ The CPU operation status on occurence of an error can be set via parameters (LED display will change accordingly).
    $3 * * * *$ indicates the annunciator number.

[^117]:    ${ }^{1}$ Specifications in parentheses () indicate the special register numbers where individual information is stored.

[^118]:    ${ }^{1}$ Specifications in parentheses () indicate the special register numbers where individual information is stored.
    ${ }^{2}$ The CPU operation status on occurrence of an error can be set via parameters (LED display will change accordingly).
    ${ }^{3}$ This error can only be detected in redundant systems. Detection is possible in either the control system or the standby system.
    ${ }^{4}$ Stop/continue operation is selectable for each module by setting parameters.

[^119]:    ${ }^{1}$ Specifications in parentheses () indicate the special register numbers where individual information is stored.
    ${ }^{2}$ The CPU operation status on occurrence of an error can be set via parameters (LED display will change accordingly).
    ${ }^{3}$ This error can only be detected in redundant systems. Detection is possible in either the control system or the standby system.
    ${ }^{4}$ This error can only be detected in redundant systems.
    ${ }^{5}$ This error can be detected in either a standalone system or a in the control system of a redundant system.

[^120]:    ${ }^{1}$ Specifications in parentheses () indicate the special register numbers where individual information is stored.
    ${ }^{2}$ This error can only be detected in the standby system of a redundant systems.

[^121]:    ${ }^{1}$ Specifications in parentheses () indicate the special register numbers where individual information is stored.
    ${ }^{2}$ The CPU operation status on occurrence of an error can be set via parameters (LED display will change accordingly).

[^122]:    ${ }^{1}$ Specifications in parentheses () indicate the special register numbers where individual information is stored.
    ${ }^{2}$ The CPU operation status on occurrence of an error can be set via parameters (LED display will change accordingly).

[^123]:    ${ }^{1}$ Specifications in parentheses () indicate the special register numbers where individual information is stored.

[^124]:    ${ }^{1}$ Specifications in parentheses () indicate the special register numbers where individual information is stored.

[^125]:    ${ }^{1}$ Specifications in parentheses () indicate the special register numbers where individual information is stored.

[^126]:    ${ }^{1}$ Specifications in parentheses () indicate the special register numbers where individual information is stored.
    ${ }^{2}$ The CPU operation status on occurrence of an error can be set via parameters (LED display will change accordingly).

[^127]:    ${ }^{1}$ Specifications in parentheses () indicate the special register numbers where individual information is stored.
    ${ }^{2}$ The CPU operation status on occurrence of an error can be set via parameters (LED display will change accordingly).

[^128]:    ${ }^{1}$ Specifications in parentheses () indicate the special register numbers where individual information is stored.
    ${ }^{2}$ This error can only be detected in the standby system of a redundant system.
    ${ }^{3}$ This error can only be detected in redundant systems. Can be detected either in the control system or the standby system
    ${ }^{4}$ This error can be detected in the control system of a redundant system.

[^129]:    ${ }^{1}$ Specifications in parentheses () indicate the special register numbers where individual information is stored.
    $2 * * * *$ indicates detected annunciator number.
    $3 * * *$ indicates detected contact and coil number.

[^130]:    ${ }^{1}$ These are the processing times when a $\mathrm{A} 38 \mathrm{~B} / \mathrm{A} 1 \mathrm{~S} 38 \mathrm{~B}$ main base is used in combination with an extension base.
    2 These processing times are for a $\mathrm{A} 38 \mathrm{HB} / \mathrm{A} 1 \mathrm{~S} 38 \mathrm{HB}$ main base.
    3 The instruction procesing time depends on the type of extension base used, the number of slots at the base unit and the number of modules actually installed.
    4 These processing times are for a Q312B main base unit and the QJ71C24 installed at slot 0.

[^131]:    - Networks $\rightarrow$ Melsecnet/10 Network System Reference Manual for QnA
    - SFC $\rightarrow$ QnA-CPU Programming Manual ( SFC )

