

MELSEC A/Q series

Programmable Logic Controllers

Programming Manual



Programming Manual for the MELSEC A and Q series and the MELSEC System Q Order-No.: 87431

	Revision		Changes / Additions / Correktions
Α	09/1998	pdp	Programming manual for the MELSEC A and Q series based on Melsec Medoc plus
В	04/2001	pdp	Ch. 5.1.2: Changed bitmap (ladder diagram in GX IEC Developer) for the ORP instruction Changed bitmap for the LDP instruction Ch. 7.6.3: Note for the usage of the CALL instruction Ch. 7.14: Addition of the RSET_K_MD and RSET_K_P_MD instruction Ch. 7.11.13: Note for the usage of the ASC(P) instruction
			Additional information for System Q CPUs (Q02, Q02H, Q06H,Q12H and Q25H).
С	08/2002	pdp-dk	Additional information for Q00JCPU, Q00CPU and Q01CPU of the System Q.Q25H). New instructions S.TO and FROM for use in a multi-CPU-System. In chapter 9 now the representation format of the instruction in the GX IEC Developer is shown. Additional special relays and registers for System Q CPUs with function Version B or later.
			Separate tables for processing times for A series and Q series/System Q. Addition of an example in Ch. 7.6.10, showing the program modification.
			Corrections: Ch. 6.5.1: Operating errors Ch. 6.5.2: Operating errors Ch. 6.7.3: Additional information for the COM instruction when used in a multi-CPU system Ch. 6.8.9: Time values for n1 Ch. 7.1.1: Devices MELSEC Q Ch. 7.1.3: Devices MELSEC Q Ch. 7.1.5: Devices MELSEC Q Ch. 7.1.7: Devices MELSEC Q Ch. 7.1.7: Devices MELSEC Q Ch. 7.5.12: Operating errors Ch. 9.5.1: Processing times for the RBMOV and the BMOV instruction
D	09/2004	pdp-dk	New chapter 10: Instructions for Q4ARCPU New chapter 11: Dedicated instructions for intelligent function modules Ch. 2.8: Summary of the instructions for Q4ARCPU Ch. 2.9: Summary of the dedicated instructions New CPU modules Q12PHCPU and Q25PHCPU

About this Manual

The texts, illustrations, diagrams, and examples contained in this manual are intended exclusively as support material for the explanation, handling, programming, and operation of the programmable logic controllers of the MELSEC A and Q series and the MELSEC System Q.

If you have any questions concerning the programming and operation of the equipment described in this manual, please contact your relevant sales office or department (refer to back of cover).

Current information and answers to frequently asked questions are also available through the Internet (www.mitsubishi-automation.com)

MITSUBISHI ELECTRIC EUROPE B.V. reserves the right for technical changes and changes to this manual at any time without prior notice.

© 09/2004

Contents

1	Introd	uction			
1.1	Furthe	r manuals	1-1		
1.2	CPU ty	ypes	1-2		
1.3	Softwa	are	1-2		
1.4	Finding	g an instruction	1-3		
1.5	PLC pa	C parameters1-3			
1.6		arison between GX IEC Developer and eveloper	1-4		
2	Instru	ction Tables			
2.1	Subdiv	vision of instructions	2-1		
2.2	Overvi	ew of instructions	2-4		
	2.2.1	Description of the overview tables	2-4		
2.3	Seque	nce instructions	2-6		
	2.3.1	Input instructions	2-6		
	2.3.2	Connection instructions	2-7		
	2.3.3	Output instruction	2-8		
	2.3.4	Shift instructions	2-8		
	2.3.5	Master control instructions	2-9		
	2.3.6	Program termination instructions	2-9		
	2.3.7	Miscellaneous instructions	2-9		
2.4	Applica	Application instructions, Part 12-10			
	2.4.1	Comparison operation instructions	2-10		
	2.4.2	Arithmetic operation instructions	2-15		
	2.4.3	Data conversion instructions	2-22		
	2.4.4	Data transfer instructions	2-25		
	2.4.5	Program branch instructions	2-27		
	2.4.6	Interrupt program execution control instructions	2-27		
	2.4.7	Data refresh instructions	2-28		
	248	Other convenient instructions	2-29		

2.5	Applica	tion instructions, Part 22-3
	2.5.1	Logical operation instructions
	2.5.2	Rotation instructions
	2.5.3	Shift instructions
	2.5.4	Bit processing instructions2-3
	2.5.5	Data processing instructions2-3
	2.5.6	Structured program instructions
	2.5.7	Data table operation instructions2-4
	2.5.8	Buffer memory access instructions2-4-
	2.5.9	Display instructions
	2.5.10	Debugging and failure diagnosis instructions
	2.5.11	Character string processing instructions2-4
	2.5.12	Special function instructions
	2.5.13	Data control instructions
	2.5.14	File register switching instructions2-5
	2.5.15	Clock instructions
	2.5.16	Peripheral device instructions2-5
	2.5.17	Program instructions2-5
	2.5.18	Other instructions
2.6	Data lir	nk instructions
	2.6.1	Network refresh instructions
	2.6.2	Dedicated data link instructions2-6
	2.6.3	A series compatible data link instructions2-6
	2.6.4	Read/Write routing information2-6
2.7	Instruct	tions for System Q CPUs2-6
	2.7.1	Reading of module informations2-6
	2.7.2	Debugging and failure diagnosis instructions
	2.7.3	Writing to and reading from a file2-6
	2.7.4	Program instructions2-6
	2.7.5	Data transfer instructions
	2.7.6	Instructions for data exchange in a multi-CPU system
2.8	Dedica	ted instructions for Q4ARCPU2-6
	2.8.1	Instructions for mode setting2-6
	000	Data transfer instructions

2.9	Instruct	ions for special function modules
	2.9.1	Instructions for serial communication modules2-66
	2.9.2	Instructions for PROFIBUS/DP interface modules
	2.9.3	Instructions for ETHERNET interface modules2-68
	2.9.4	Instruction for MELSECNET/102-68
	2.9.5	Instructions for CC-Link2-69
3	Config	uration of Instructions
3.1	The etri	ucture of an instruction
J. I	3.1.1	Source of data (s)
	3.1.2	Destination of data (d)
	3.1.2	Number (n)
		· /
3.2	Notatio	n of instructions
	3.2.1	16/ 32-bit and pulse
	3.2.2	MELSEC and IEC3-3
	3.2.3	Further characteristics of the instruction notation3-5
	3.2.4	Specification of the notation
3.3	Prograr	mming of dedicated instructions
3.4	Progran	mming of variables3-7
	3.4.1	Programming with the GX IEC Developer3-7
	3.4.2	Programming with the GX Developer
3.5	Data ty	pes
	3.5.1	Processing of data3-11
	3.5.2	Addressing of arrays and registers in the GX IEC Developer3-19
	3.5.3	Usage of character string data (STRING)
3.6	Index q	ualification3-24
	3.6.1	Index qualification
	3.6.2	Special characteristics of the System Q and QnA CPUs3-26
	3.6.3	Special characteristics of the AnA, AnAS, and AnU CPUs3-28
3.7	Indirect	Designation (GX Developer only)
3.8	Operati	on errors
0.0	3.8.1	Verification of the device range
	3.8.2	Verification of the device data
	0.0.2	155a.ion of the device data

3.9	Execut	ion conditions of the instructions	.3-34
	3.9.1	Execution condition	. 3-34
	3.9.2	EN input and ENO output	. 3-35
3.10	Numbe	er of program steps	. 3-37
	3.10.1	For a System Q and QnA CPU	.3-37
	3.10.2	For an AnA, AnAS, and AnU CPU	. 3-38
4	Layout	t and Structure of the Chapters	
4.1	Overvi	ew of the instructions	4-2
4.2	The CF	PU table	4-2
4.3	Device	s MELSEC A	4-3
4.4	Device	s MELSEC Q	4-4
4.5	Repres	sentation format of the instruction	4-4
	4.5.1	Representation in the GX IEC Developer	4-4
	4.5.2	Representation in the GX Developer	4-5
4.6	Variabl	les	4-5
4.7	Functio	ons	4-6
4.8	Notes		4-6
4.9	Operat	ion Errors	4-6
4.10	Progra	m Examples	4-7
5	Seque	nce Instructions	
5.1	Input Ir	nstructions	5-4
	5.1.1	LD, LDI, AND, ANI, OR, ORI	5-4
	5.1.2	LDP, LDF, ANDP, ANDF, ORP, ORF	5-8
5.2	Conne	ction Instructions	.5-11
	5.2.1	ANB, ORB	.5-11
	5.2.2	MPS, MRD, MPP	.5-14
	5.2.3	INV	.5-17
	5.2.4	MEP, MEF	.5-19
	5.2.5	EGP, EGF	.5-21

5.3	Output	Instructions
	5.3.1	OUT5-23
	5.3.2	OUT T, OUTH T5-25
	5.3.3	OUT C5-28
	5.3.4	OUT F
	5.3.5	SET5-34
	5.3.6	RST5-36
	5.3.7	SET F, RST F
	5.3.8	PLS, PLF5-42
	5.3.9	FF5-46
	5.3.10	CHK5-48
	5.3.11	DELTA, DELTAP5-50
5.4	Shift In	structions
	5.4.1	SFT, SFTP5-52
5.5	Master	Control Instructions
	5.5.1	MC, MCR5-55
5.6	Termin	ation Instructions5-61
	5.6.1	FEND5-61
	5.6.2	END5-64
5.7	Miscella	aneous Instructions5-67
	5.7.1	STOP5-67
	5.7.2	NOP5-70

6	Applic	ation Instructions, Part 1
6.1	Compa	rison Operation Instructions
	6.1.1	=, < >, >, < =, <, > =
	6.1.2	D=, D<>, D>, D<=, D<, D>=
	6.1.3	E=, E<>, E> = , E<, E>=
	6.1.4	\$ =, \$ < >, \$ >, \$ < =, \$ <, \$ > =6-15
	6.1.5	BKCMP, BKCMPP
6.2	Arithme	etic Operation Instructions6-25
	6.2.1	+, +P, -, -P
	6.2.2	D+, D+P, D-, D-P
	6.2.3	x, xP, /, /P
	6.2.4	Dx, DxP, D/, D/P6-40
	6.2.5	B+, B+P, B-, B-P6-43
	6.2.6	DB+, DB+P, DB-, DB-P6-48
	6.2.7	Bx, BxP, B/, B/P
	6.2.8	DBx, DBxP, DB/, DB/P
	6.2.9	E+, E+P, E-, E-P6-60
	6.2.10	Ex, ExP, E/, E/P6-65
	6.2.11	BK+, BK+P, BK-, BK-P
	6.2.12	\$+, \$+P
	6.2.13	INC, INCP, DEC, DECP
	6.2.14	DINC, DINCP, DDEC, DDECP
6.3	Data C	onversion Instructions6-81
	6.3.1	BCD, BCDP, DBCD, DBCDP
	6.3.2	BIN, BINP, DBIN, DBINP6-86
	6.3.3	FLT, FLTP, DFLT, DFLTP6-90
	6.3.4	INT, INTP, DINT, DINTP6-93
	6.3.5	DBL, DBLP
	6.3.6	WORD, WORDP6-98
	6.3.7	GRY, GRYP, DGRY, DGRYP6-100
	6.3.8	GBIN, GBINP, DGBIN, DGBINP6-103
	6.3.9	NEG, NEGP, DNEG, DNEGP6-106
	6.3.10	ENEG, ENEGP
	6.3.11	BKBCD, BKBCDP
	6312	BKRIN BKRINP 6-114

6.4	Data tra	ansfer instructions	117
	6.4.1	6	117
	6.4.2	MOV, MOVP, DMOV, DMOVP6-7	118
	6.4.3	EMOV, EMOVP6	121
	6.4.4	\$MOV, \$MOVP6-7	124
	6.4.5	CML, CMLP, DCML, DCMLP	127
	6.4.6	BMOV, BMOVP6-7	132
	6.4.7	FMOV, FMOVP6-7	135
	6.4.8	XCH, XCHP, DXCH, DXCHP	138
	6.4.9	BXCH, BXCHP	141
	6.4.10	SWAP, SWAPP6	144
6.5	Prograi	m Branch Instructions	147
	6.5.1	CJ, SCJ, JMP	148
	6.5.2	GOEND	153
6.6	Prograi	m Execution Control Instructions6-	155
	6.6.1	6- ⁻	155
	6.6.2	DI, EI, IMASK6-7	156
	6.6.3	IRET	163
6.7	Link Re	efresh Instructions	165
	6.7.1	6	165
	6.7.2	RFS, RFSP6-	166
	6.7.3	SEG	168
	6.7.4	COM6	172
	6.7.5	EI, DI6	175
6.8	Other o	convenient Instructions6-	178
	6.8.1	6- ⁻	178
	6.8.2	UDCNT1	179
	6.8.3	UDCNT2	182
	6.8.4	TTMR	185
	6.8.5	STMR, STMRH6-7	187
	6.8.6	ROTC6	191
	6.8.7	RAMP	195
	6.8.8	SPD	197
	6.8.9	PLSY6-1	199
	6.8.10	PWM6-2	201
	6.8.11	MTB6-2	203

7	Applic	cation Instructions, Part 2	
7.1	Logica	al operation instructions	7-2
	7.1.1	WAND, WANDP, DAND, DANDP	7-4
	7.1.2	BKAND, BKANDP	7-11
	7.1.3	WOR, WORP, DOR, DORP	7-14
	7.1.4	BKOR, BKORP	7-20
	7.1.5	WXOR, WXORP, DXOR, DXORP	7-23
	7.1.6	BKXOR, BKXORP	7-29
	7.1.7	WXNR, WXNRP, DXNR, DXNRP	7-32
	7.1.8	BKXNR, BKXNRP	7-39
7.2	Data re	otation instructions	7-42
	7.2.1	ROR, RORP, RCR, RCRP	7-43
	7.2.2	ROL, ROLP, RCL, RCLP	7-46
	7.2.3	DROR, DRORP, DRCR, DRCRP	7-49
	7.2.4	DROL, DROLP, DRCL, DRCLP	7-52
7.3	Data s	shift instructions	7-55
	7.3.1	SFR, SFRP, SFL, SFLP	7-56
	7.3.2	BSFR, BSFRP, BSFL, BSFLP	7-59
	7.3.3	DSFR, DSFRP, DSFL, DSFLP	7-62
7.4	Bit pro	ocessing instructions	7-65
	7.4.1	BSET, BSETP, BRST, BRSTP	7-66
	7.4.2	TEST, TESTP, DTEST, DTESTP	7-69
	7.4.3	BKRST, BKRSTP	7-73
7.5	Data p	processing instructions	7-76
	7.5.1	SER, SERP, DSER , DSERP	7-78
	7.5.2	SUM, SUMP, DSUM, DSUMP	7-84
	7.5.3	DECO, DECOP	7-87
	7.5.4	ENCO, ENCOP	7-89
	7.5.5	SEG, SEGP	7-91
	7.5.6	DIS, DISP	7-95
	7.5.7	UNI, UNIP	7-98
	7.5.8	NDIS, NDISP, NUNI, NUNIP	7-101
	7.5.9	WTOB, WTOBP, BTOW, BTOWP	7-106
	7.5.10	MAX, MAXP, DMAX, DMAXP	7-111
	7.5.11	MIN, MINP, DMIN, DMINP	7-114
	7.5.12	SORT, SORTP, DSORT, DSORTP	7-117
	7.5.13	WSUM, WSUMP	7-121
	7514	DWSUM DWSUMP	7-123

7.6	Structu	red program instructions	.7-125
	7.6.1	FOR, NEXT	.7-126
	7.6.2	BREAK, BREAKP	.7-129
	7.6.3	CALL, CALLP	.7-132
	7.6.4	RET	.7-135
	7.6.5	FCALL, FCALLP	.7-137
	7.6.6	ECALL, ECALLP	.7-141
	7.6.7	EFCALL, EFCALLP	.7-144
	7.6.8	CHG	.7-147
	7.6.9	SUB, SUBP	.7-156
	7.6.10	IX, IXEND	.7-159
	7.6.11	IXDEV, IXSET	.7-164
7.7	Data ta	ble operation instructions	.7-167
	7.7.1	FIFW, FIFWP	.7-168
	7.7.2	FIFR, FIFRP	.7-172
	7.7.3	FPOP, FPOPP	.7-176
	7.7.4	FDEL, FDELP, FINS, FINSP	.7-180
7.8	Buffer I	Memory Access Instructions	.7-185
	7.8.1	FROM, DFRO	.7-186
	7.8.2	TO, DTO, DTOP	.7-190
7.9	Display	/ Instructions	.7-194
	7.9.1		7-194
	7.9.2	PR	.7-196
	7.9.3	PRC	.7-201
	7.9.4	LED	.7-205
	7.9.5	LEDC	.7-208
	7.9.6	LEDA, LEDB	.7-211
	7.9.7	LEDR	.7-213
7.10	Failure	diagnosis and debugging	.7-217
	7.10.1	CHKST, CHK (Q series and System Q only)	.7-218
	7.10.2	CHK (A series only)	.7-226
	7.10.3	CHKCIR, CHKEND	.7-234
	7.10.4	SLT, SLTR	.7-239
	7.10.5	STRA, STRAR	.7-241
	7 10 6	PTRA PTRAR PTRAFYF PTRAFYFP	7-243

7.11	Charact	ter string processing instructions	.7-245
	7.11.1	BINDA, BINDAP, DBINDA, DBINDAP	.7-248
	7.11.2	BINHA, BINHAP, DBINHA, DBINHAP	.7-253
	7.11.3	BCDDA, BCDDAP, DBCDDA, DBCDDAP	.7-258
	7.11.4	DABIN, DABINP, DDABIN, DDABINP	.7-263
	7.11.5	HABIN, HABINP, DHABIN, DHABINP	.7-268
	7.11.6	DABCD, DABCDP, DDABCD, DDABCDP	.7-272
	7.11.7	COMRD, COMRDP	.7-277
	7.11.8	LEN, LENP	.7-281
	7.11.9	STR, STRP, DSTR, DSTRP	.7-284
	7.11.10	VAL, VALP, DVAL, DVALP	.7-292
	7.11.11	ESTR, ESTRP	.7-298
	7.11.12	EVAL, EVALP	.7-307
	7.11.13	ASC, ASCP (Q series and System Q)	.7-313
	7.11.14	ASC (A series)	.7-316
	7.11.15	HEX, HEXP	.7-318
	7.11.16	RIGHT, RIGHTP, LEFT, LEFTP	.7-322
	7.11.17	MIDR, MIDRP, MIDW, MIDWP	.7-326
	7.11.18	INSTR, INSTRP	.7-332
	7.11.19	EMOD, EMODP	.7-336
	7.11.20	EREXP, EREXPP	.7-339
7.12	Special	functions	.7-342
	7.12.1	SIN, SINP	.7-344
	7.12.2	COS, COSP	.7-347
	7.12.3	TAN, TANP	.7-350
	7.12.4	ASIN, ASINP	.7-353
	7.12.5	ACOS, ACOSP	.7-356
	7.12.6	ATAN, ATANP	.7-359
	7.12.7	RAD, RADP	.7-362
	7.12.8	DEG, DEGP	.7-365
	7.12.9	SQR, SQRP	.7-368
	7.12.10	EXP, EXPP	.7-371
	7.12.11	LOG, LOGP	.7-374
	7.12.12	RND, RNDP, SRND, SRNDP	.7-377
	7.12.13	BSQR, BSQRP, BDSQR, BDSQRP	.7-379
	7.12.14	BSIN, BSINP	.7-383
	7.12.15	BCOS, BCOSP	.7-386
	7.12.16	BTAN, BTANP	.7-389
	7.12.17	BASIN, BASINP	.7-392

	7.12.18	B BACOS, BACOSP	7-395
	7.12.19	BATAN, BATANP	7-398
7.13	Data co	ontrol instructions	7-401
	7.13.1	LIMIT, LIMITP, DLIMIT, DLIMITP	7-402
	7.13.2	BAND, BANDP, DBAND, DBANDP	7-406
	7.13.3	ZONE, ZONEP, DZONE, DZONEP	7-410
7.14	File reg	gister switching instructions	7-414
	7.14.1	RSET, RSETP	
	7.14.2	QDRSET, QDRSETP	7-418
	7.14.3	QCDSET, QCDSETP	7-421
7.15	Clock in	nstructions	7-424
	7.15.1	DATERD, DATERDP	7-425
	7.15.2	DATEWR, DATEWRP	7-429
	7.15.3	DATE+, DATE+P	7-433
	7.15.4	DATE-, DATE-P	7-438
	7.15.5	SECOND, SECONDP, HOUR, HOURP	7-443
7.16	Periphe	eral device instructions	7-449
	7.16.1	MSG	7-450
	7.16.2	PKEY	7-453
7.17	Prograi	m control instructions	7-456
	7.17.1	PSTOP, PSTOPP	7-457
	7.17.2	POFF, POFFP	7-459
	7.17.3	PSCAN, PSCANP	7-461
	7.17.4	PLOW, PLOWP	7-463
7.18	Other o	convenient instructions	7-465
	7.18.1	WDT, WDTP	7-466
	7.18.2	STC, CLC	7-468
	7.18.3	DUTY	7-470
	7.18.4	ZRRDB, ZRRDBP	7-473
	7.18.5	ZRWRB, ZRWRBP	7-477
	7.18.6	ADRESET, ADRSETP	7-481
	7.18.7	KEY	7-482
	7.18.8	ZPUSH, ZPUSHP, ZPOP, ZPOPP	7-488
	7 18 0	FROMWR FROMWRP	7_/01

8	Data Li	ink Instructions	
8.1	Fundan	nentals	8-1
8.2	Catego	ries of instructions	8-1
8.3	Data re	ad/write ranges	8-3
	8.3.1	MELSECNET/10	8-3
	8.3.2	MELSECNET	8-4
8.4	Dedicat	ted data link instructions	8-4
	8.4.1	Simultaneous execution	8-4
	8.4.2	Transmission completion	8-4
8.5	Data re	fresh instructions	8-6
	8.5.1	ZCOM	8-7
8.6	Dedicat	ted data link instructions for the QnA series	8-11
	8.6.1	READ	8-12
	8.6.2	SREAD	8-17
	8.6.3	WRITE	8-23
	8.6.4	SWRITE	8-30
	8.6.5	SEND	8-37
	8.6.6	RECV	8-45
	8.6.7	REQ	8-50
	8.6.8	ZNFR	8-60
	8.6.9	ZNTO	8-66
8.7	A series	s compatible data link instructions	8-72
	8.7.1	ZNRD	8-73
	8.7.2	ZNWR	8-77
	8.7.3	LRDP	8-81
	8.7.4	LWTP	8-85
	8.7.5	RFRP	8-89
	8.7.6	RTOP	8-95
8.8	Readin	g and writing routing information	8-101
	8.8.1	RTREAD	8-102
	882	RTWRITE	8-104

9	Instruc	tions for System Q CPUs
9.1	Reading	g Module Information
9.2	Debugg 9.2.1	ging and failure diagnosis instructions9-7 TRACE, TRACER9-7
9.3	Writing 9.3.1 9.3.2	to and reading from files
9.4	Program 9.4.1 9.4.2 9.4.3	m instructions 9-33 PLOADP 9-33 PUNLOADP 9-36 PSWAPP 9-38
9.5	Data tra 9.5.1	ansfer insructions9-41 RBMOV, RBMOVP9-41
9.6	9.6.1 9.6.2	ions for use in a Multi-CPU System
10	Instruc	tions for Q4ARCPU
10.1	10.1.1	etting instructions
10.2	10.2.1	ions for data transfer

11	Instruc	tions for Special Function Modules	
11.1	Instruct	ions for Serial Communication Modules	11-2
	11.1.1	BUFRCVS	11-3
	11.1.2	GETE, GETEP	11-6
	11.1.3	PUTE, PUTEP	11-11
	11.1.4	PRR, PRRP	11-18
11.2	Instruct	ions for PROFIBUS/DP interface modules	11-26
	11.2.1	BBLKRD, BBLKRDP	11-27
	11.2.2	BBLKWR, BBLKWRP	11-30
11.3	Instruct	ions for ETHERNET interface modules	11-33
	11.3.1	BUFRCV	11-34
	11.3.2	BUFRCVS	11-39
	11.3.3	BUFSND	11-42
	11.3.4	OPEN	11-47
	11.3.5	CLOSE	11-56
	11.3.6	ERRCLR	11-61
	11.3.7	ERRRD	11-67
	11.3.8	UINI	11-72
11.4	Instruct	ions for MELSECNET/10	11-78
	11.4.1	PAIRSET	11-79
11.5	Instruct	ions for CC-Link	11-82
	11.5.1	RLPA (A series)	11-83
	11.5.2	RLPASET (System Q)	11-89
	11.5.3	RRPA (A series)	11-101
	11.5.4	RIRD (A series)	11-108
	11.5.5	RIRD (QnA series and System Q)	11-114
	11.5.6	RIWT (A series)	11-122
	11.5.7	RIWT (QnA series and System Q)	11-128
	11.5.8	RIRCV (A series)	11-136
	11.5.9	RIRCV (QnA series and System Q)	11-142
	11.5.10	RISEND (A series)	11-148
	11.5.11	RISEND (QnA series and System Q)	11-154
	11.5.12	PRITO (A series)	11-160
	11.5.13	RITO (QnA series and System Q)	11-164
	11.5.14	RIFR (A series)	11-168
	11.5.15	RIFR (QnA series and System Q)	11-172

12	Microc	omputer Mode (AnN(S))		
12.1	Storage capacities and memory areas12-1			
12.2		g user-created microcomputer programs		
	12.2.2	Address configuration of the data storage area12-3		
	12.2.3	Configuration of data memory area12-4		
13	Error C	odes		
13.1	Table o	f error codes; Q00J, Q00 and Q01CPU		
13.2	Table o	f Error Codes; QnA CPUs and System Q		
13.3	Table o	f error codes; A series (except AnA and AnAS)13-39		
13.4	Table o	f error codes; AnA and AnAS CPUs13-43		
Α	Append	A xib		
A.1	Definition of the Processing Times			
A.2	Process	sing times		
	A.2.1	Table of Processing Times (QnA series and System Q) \hdots A-3		
	A.2.2	Processing times of the A series CPUs A-23		
A.3	Compa	rison of the CPUs A-32		
	A.3.1	Available devices		
	A.3.2	I/O control modes		
	A.3.3	Data types		
	A.3.4	Timer-Vergleich		
	A.3.5	Comparision of counters		
	A.3.6	Comparison of display instructions A-39		
	A.3.7	Q series and System Q instructions equivalent to A series instructions		
	A.3.8	Comparision between QnA/Q2AS CPU and MELSEC System Q CPU		
A.4	Overvie	w of special relays		
	A.4.1	Table of diagnostic special relays (Q series and System Q) A-43		
	A.4.2	Table of special relays (M) (A series)		
	A.4.3	Table of link relays (A series only)		

A.5	Table of Special Registers		
	A.5.1	Table of special registers (Q series and System Q) A-7	
	A.5.2	Table of special registers (D) (A series only)	
	A.5.3	Table of link registers (A series only)	
	Index		

Introduction Further manuals

1 Introduction

This manual describes the programming and processing of the sequence and application instructions that are provided by the CPUs of the MELSEC A and Q series.

1.1 Further manuals

QCPU/QnACPU Programming Manual (PID Instructions)

- Description of the PID control instructions

QnPHCPU Programming Manual (Process Control Instructions)

- Description of the PID control instructions

Programming Manual (AD57/58)

- Description of specific instructions for the special function modules AD57/58

QCPU/QnACPU Programming Manual (SFC)

- Description of the instructions for sequential function charts

GX Developer Operation Manuals

- Fundamentals of programming in GX Developer

GX IEC Developer Beginner's Manual

- Fundamentals of programming in GX IEC Developer

GX IEC Developer Reference Manual

- Detailed description of programming in GX IEC Developer
- Description of the IEC instructions (IEC standard library)

NOTE All manuals are listed in our current PLC price list.

You can also download all manuals as PDF from the MITSUBISHI ELETRIC homepage (www.mitsubishi-automation.com).

CPU types Introduction

1.2 CPU types

The functions described in this manual can be transferred to all CPU types by the current versions of the GX Developer and the GX IEC Developer provided that the according CPU supports the instructions.

The different PLC types with their specific CPU are listed below in detail:

PLC Type		CPU Type
	AnA/AnU	A2A, A2A-S1, A2U, A2U-S1, A3A, A3U
A Corios	AnAS/AnUS	A2AS, A2AS-S1, A2AS-S30, A2AS-S60, A2US, A2US-S1
A Series	AnN	A1, A2, A2C A3M, A3N
	AnS	A1S, A1S-S1, A2S, A2S-S1
Q Series	QnA	Q2A/Q2AS, Q2A-S1/Q2AS-S Q3A Q4A, Q4AR
	Q (single processor types)	Q00J
System Q	Q (multi processor types)	Q00, Q01 (restricted use in a multi-CPU System) Q02, Q02H, Q06H, Q12H, Q12PH, Q25H, Q25PH PC-CPU-Module: PPC-CPU686(MS)-64 PPC-CPU686(MS)-128
		Up to 4 multi processor type PLC CPUs can be used in a multi-CPU system, thus sharing control and communication tasks.

If, e.g. in tables, A and Q is mentioned, all CPU types of the A series and the Q series/ System Q are included. Exceptions are marked separately.

1.3 Software

All the described instructions, with few exceptions, can be applied with the available software packages:

- GX Developer
- GX IEC Developer

The program examples contained in this manual were created with the GX IEC Developer. The representation of the MELSEC Instruction List (IL) generally corresponds to that of the GX Developer.

All the instructions described in this manual are included within the standard library of the GX IEC Developer.

Corresponding to the selected CPU only those instructions are available within the GX IEC Developer dialog box that can actually be processed by the CPU.

1.4 Finding an instruction

Advanced

If you are already familiar with the programming of instructions for the MELSEC A and Q series as well as the System Q, look up the instruction chapters 5 through 9. The header line contains the name of the instruction as it is applied within GX Developer and the MELSEC editor of the GX IEC Developer.

Beginners

If you are not really familiar with the handling of the instructions, proceed as follows:


- Read through chapter 3 regarding the differing representation of instructions within the MELSEC and the IEC editor.
- Read through chapter 4 regarding the consistent layout and structure of each description of instruction.
- Use
 - the tabular overview of instruction categories with brief descriptions in chapter 2
 - the index containing the entire instructions


NOTEAll the instructions contained in this manual are also included within the online help of the GX IEC Developer as detailed as here.

1.5 PLC parameters

Via parameters several functions, device ranges, etc. are set up. For the programming of the functions described in this manual, the parameter settings can remain preset or customised to the user's needs. Refer to the according hardware manuals of the CPUs and programming manuals for detailed descriptions of the PLC parameter settings.

Example: GX IEC Developer





Example: GX Developer, GX IEC Developer 6.0

1.6 Comparison between GX IEC Developer and GX Developer

The most important features of the GX IEC Developer and the GX Developer are listed in the following table:

GX IEC Developer	GX Developer
Structured use	Simple to use
Programming in comply with IEC 1131	_
Editiors: Instruction List, Ladder Diagram, Structured Text, SFC, FUB	Editiors: Instruction List, Ladder Diagram, SFC
Functions und Funktion Blocks	Funktion Blocks (V 7.0 or later)
Program modifications in online mode	Program modifications in online mode Program change in online mode
Diagnostic functions for the PLC	Diagnostic functions for the PLC
Diagnostic functions for network systems	Diagnostic functions for network systems

2 Instruction Tables

2.1 Subdivision of instructions

The instructions are subdivided into four major categories:

- Sequence instructions
- Application instructions, Part 1
- Application instructions, Part 2
- Data link instructions

The categories of instructions are described more detailed in the following table:

Category of Instruction		Description	Reference
	Input instruction	Operation start, series and parallel connection of contacts.	Ch. 5.1
	Connection instruction	Series and parallel block connection, storage and processing of operation results, inversion of operation results, conversion of operation results into pulses, setting of edge relays.	Ch. 5.2
Sequence instructions	Output instruction	Bit devices, counter and timer contacts, output, setting, and resetting of annunciators, setting and resetting of devices, leading edge and trailing edge output, bit device output inversion, generating pulses.	Ch. 5.3
	Shift instruction	Shifting bit devices.	Ch. 5.4
	Master control instruction	Setting and resetting single parts of a program.	Ch. 5.5
	Termination instruction	End of a part of program, end of sequence and routine programs.	Ch. 5.6
	Miscellaneous instructions	Sequence program stop, no operation.	Ch. 5.7
	Comparison operation instruction	Compares data to data (e.g. =, >, ≥)	Ch. 6.1
	Arithmetic operation instruction	Adds, subtracts, multiplies, divides, increments, and decrements BIN and BCD data, floating point data, and BIN block data, links character strings	Ch. 6.2
	Data conversion instruction	Converts data types, e.g. $BCD \rightarrow BIN$, $BIN \rightarrow BCD$	Ch. 6.3
Application	Data transfer instruction	Transmits designated data	Ch. 6.4
instructions Part 1	Program branch instruction	Program jump commands	Ch. 6.5
	Program execution control instruction	Enables and disables program interrupts	Ch. 6.6
	Refresh instruction	Refreshes bit devices, links, and I/O interfaces	Abs 6.7
	Other convenient instructions	Count 1- or 2-phase input up or down, teaching timer, special function timer, rotary table near path rotation control, ramp signal, pulse density measurement, fixed cycle pulse output, pulse width modulation, matrix input	Ch. 6.8

Category of Instruction		Description	Reference
	Logical operation instructions	Logical AND / OR, logical exclusive OR / exclusive NOR	Ch. 7.1
	Rotation instructions	16-bit and 32-bit data right / left rotation	Ch. 7.2
	Shift instructions	Shift data by bit or word	Ch. 7.3
	Bit processing instructions	Set, reset, and test bits	Ch. 7.4
	Data processing instructions	Search, encode, and decode data at specified devices Disunite and unite data	Ch. 7.5
	Structured program instructions	Repeated operation, subroutine program calls, subroutine calls between program files, switching between main and subprogram parts, micro computer program calls, index qualification of entire ladders, store index qualification values in data tables	Ch. 7.6
	Data table operation instructions	Write to and read data from a data table, delete and insert data blocks in a data table	Ch. 7.7
	Buffer memory access instructions	Buffer memory access of special function modules or remote modules	Ch. 7.8
Application instructions	Display instructions	Output ASCII characters to the outputs of a module or to an LED display	Ch. 7.9
Part 2	Debugging and failure diagnosis instructions	Failure checks, setting and resetting status latch, sampling trace, program trace	Ch. 7.10
	Character string processing instructions	Character string (ASCII code) processing	Ch. 7.11
	Special function instructions	Trigonometrical functions, square root and exponential calculation with BCD data and floating point data	Ch. 7.12
	Data control instructions	Upper and lower limit control and storage of checked data	Ch. 7.13
	File register switching instructions	Switching between file register blocks and files	Ch. 7.14
	Clock instructions	Writing and reading clock data	Ch. 7.15
	Peripheral device instructions	Message output and key input on peripheral units	Ch. 7.16
	Program instructions	Select different program execution modes	Ch. 7.17
	Other instructions	Reset watchdog timer (WDT), set and reset carry, pulse generation, direct read from indirect access file registers, numerical key input from keyboard, batch save or recovery of index registers, write to EEPROM file registers	Ch. 7.18
	Network refresh instructions	Instructions for data refresh operations in network modules.	Ch. 8.5
Data link	Dedicated data link instructions	Read and write data from and to object stations in object networks, Send data to network modules in object stations in object networks, Read data sent via SEND instruction, Data requests to different stations (write/read operations with clock data, RUN/STOP operations), Read and write data from and to special function modules in remote I/O stations.	Ch. 8.6
instructions	A series compautible data link instructions	Read and write data from and to object stations in different networks, Read and write data from and to local stations (at master stations only), Read and write data from and to special function modules in remote I/O stations.	Ch. 8.7
	Read/Write routing information	Read and write routing parameters (network number and station number of relay station, station number of routing station).	Ch. 8.8

Category of Instruction		Description	Reference
	Reading module information	Reads module information from the designated head I/O number	Ch. 9.1
	Trace set/Trace reset	Stores trace data in the trace file in a memory card	Ch. 9.2
Instructions for a CPU of the	Writing to and reading from files	Writes data to the designated file. Reads data from the designated file	Ch. 9.3
System Q	Programm instructions	Load, unload, load + unload program from memory card	Ch. 9.4
	Data transfer	High-speed block transfer of file register	Ch. 9.5
	Data excange in a multi-CPU system	Writing to the CPU shared memory Reading from the CPU shared memory of another CPU	Ch. 9.6
Instructions for a Q4ARCPU	Mode settings	Operation mode setting for CPU start up and for switching from the control system to the standby system	Ch. 10.1
	Data transfer	Transfer of data from the control system CPU to the CPU of the standby system	Ch. 10.2
		Batch transfer of data to and from the buffer memory of special function modules	

2.2 Overview of instructions

2.2.1 Description of the overview tables

The following sections 2.3 through 2.6 include an overview of all instructions described in this manual.

In the following the layout of the overview table is described in detail:

Category	Instruction	Variables	Meaning	Execution Condition	Number of steps		Execution Condition		Reference
					Q	A			
	+	s, d	$(d) + (s) \to (d)$		3	5	6.2.1		
Addition and	+P						6.2.1		
subtraction of 16-bit binary data	+	s1, s2, d1	(s1)+(s2) → (d1)		4	7	6.2.1		
A	+P	A	A	_	A	A	6.2.1		
(1)	(2)	(3)	(4)	(5)	(6)	(7)	(8)		

Explanation of the different columns:

- (1) Category of instruction
- (2) Specification of instruction name ("command") for the programming

The instruction names are represented in MELSEC notation (refer to section 3.2 for explanation of the notation).


In general, 16-bit instructions are represented. All 32-bit instructions are indicated by a leading "D".

Example: - 16-bit instruction: + - 32-bit instruction: D+

Pulse instructions, i.e. instructions that are only executed at leading edge of a signal are indicated by an appended "P".

Example: - Execution when ON: +

- Execution at leading edge: +P




Instructions, processing character strings are indicated by a leading "\$" Example:- standard instructions: + - character string instruction:+P

(3) Specification of variables

Here, the variables to be used are specified. The data source is represented by an "s", the data destination is represented by a "d".

Example: s = if there is only one data source s1, s2 = if there are several data sources s+0, s+1, (s1)+0, (s1)+1 = for 32-bit instructions e.g. s1 = data register D0, (s1)+1 = data register D1 s+0, s+1, s+2, s+3 = 4 successive devices, e.g. for an array

(4) Meaning and processing of the entire control instruction



(5) Indication of the execution condition according to the following table

Symbol	Execution condition
no indication	The instruction is executed continuously and independent from the prior execution condition. If the precondition is not set, the instruction is not executed.
	The instruction is executed as long as the precondition is ON. If the precondition is OFF, the instruction is not executed and no processing is conducted.
	This instruction is a pulsed instruction. It is only executed once and at leading edge of the input signal (e.g. if the precondition alters from OFF to ON). Afterwards, the instruction will not be executed any longer even if the input signal is still ON.
	This instruction is a pulsed instruction as well. It is only executed once and at trailing edge of the input signal (e.g. if the precondition alters from OFF to ON). Afterwards, the instruction will not be executed any longer even if the input signal is still ON.

(6+7) Indication of the number of program steps

Indicated is the number of steps that are required for the entire execution of the instruction. A distinction is drawn between the MELSEC A and Q series/System Q. Refer to section 3.9 for details.

(8) Indication of the reference chapter

Indicates the chapter and section of this manual where the instruction is described in detail.

Sequence instructions 2.3

2.3.1 Input instructions

Category	Instruction	Variables	Meaning	Execution Condition	Number of steps		Reference
					Q	A	
	LD		Operation start (Load (normally open contact))				5.1.1
	LDI		Operation start (Load (normally closed contact))			1	
	AND		Series connection (of NO contacts)		* 1		
	ANI		Series connection (of NC contacts)		.		
	OR		Parallel connection (of NO contacts)				
	ORI		Parallel connection (of NC contacts)				
Input instruction	LDP		Pulse operation start (leading edge)			2	
	LDF		Pulse operation start (trailing edge)		* 1		
	ANDP	s	Pulse series connection (leading edge)				
	ANDF	s	Pulse series connection (trailing edge)				5.1.2
	ORP	s	Pulse parallel connection (leading edge)				
	ORF	s	Pulse parallel connection (trailing edge)				

^{*:} The number of program steps depends on the devices used.

NOTE: The number of program steps can double if file registers 2R on a memory card are used.

[•] For the use of internal devices or file registers (R0 through R32767): 1 : 2

[•] For the use of a direct access input (DX)

^{: 3} • For the use of other devices

2.3.2 Connection instructions

Category	Instruc- tion	Variables	Meaning	Execution Condition	Number of steps		Reference	
					Q	Α		
	ANB	_	Block series connection (Ladder block series connection)		1	1	5.2.1	
	ORB		Block parallel connection (Ladder block parallel connection)		'	'	5.2.1	
	MPS	_	Operation result processing (Store operation result (memory push))					
	MRD		Operation result processing (Read operation result (memory read))		1	1	5.2.2	
	MPP		Operation result processing (Read and clear operation result (memory pop))					
Connection instruction	INV	_	Operation result inversion (Inversion instruction)		1		5.2.3	
	MEP	_	Operation result into pulse conversion (Pulse generation at leading edge of operation result)		1		5.2.4	
	MEF		Operation result into pulse conversion (Pulse generation at trailing edge of operation result)		'		5.2.4	
	EGP	d	Setting of edge relays (Setting an edge relay with leading edge of an operation result)		1		5.2.5	
	EGF		Setting of edge relays (Setting an edge relay with trailing edge of an operation result)				5.2.5	

2.3.3 Output instruction

Category	Instruction	Variables	Meaning	Execution Condition	Number of steps		Reference
					Q	Α	
	OUT	d	Setting instructions for outputs		* 1	* 1	5.3.1
	SET	d	Setting of devices	**	* 1		5.3.5
	RST	d	Resetting devices	**	2	* 1	5.3.6
	PLS		Output at leading edge			* 3	5.3.8
Output instruction	PLF	d	Output at trailing edge		2		
	FF	S	Inversion of bit output device		2		5.3.9
	DELTA	d	Generating pulses at direct access outputs		2		5.3.11
	DELTAP	d					5.5.11

^{*:} The number of program steps depends on the devices used. Refer to the reference chapter for the accurate number of steps.

2.3.4 Shift instructions

Category	Instruction	Variables	Meaning	Execution Condition	Number of steps		Reference
					Q	Α	
	SFT						
Verschiebe- anweisungen		d	Shifting bit devices		2	* 3	5.4.1
anwolldingen	SFTP						

^{*:} Refer to chapter 3.9.2 "For an AnA, AnAS, and AnU CPU" for the according number of steps.

^{**:} This ____ execution condition is only applied, if the annunciator (F) is used.

2.3.5 Master control instructions

Category	Instruction	Variables	Meaning	Execution Condition	Number	of steps	Reference
					Q	Α	
Master	МС	n, d	Activating indicated program parts		2	*	E E 1
control instruction	MCR	n	Deactivating indicated program parts		1	3/5	5.5.1

^{*:} The according number of steps is 5 for all MC instructions and 3 for the MCR instruction. Refer to chapter 3.9.2 "For an AnA, AnAS, and AnU CPU" for the according number of steps.

2.3.6 Program termination instructions

Category	Instruction	Variables	Meaning	Execution Condition	O Number	of steps	Reference
Termination instruction	FEND		End of program branches				5.6.1
	END	_	End of sequence program				5.6.2

2.3.7 Miscellaneous instructions

Category	Instruction	Variables	Meaning	Execution Condition	Number	of steps	Reference
					Q	Α	
Sonstige	STOP	_	Stop instruction		1		5.7.1
Anweisungen	NOP	_	No operation program step				5.7.2

2.4 Application instructions, Part 1

2.4.1 Comparison operation instructions

Category	Instruction	Variables	Meaning	Execution Condition	Number	of steps	Reference
					Q	Α	
	LD=	s1, s2	Sets the output, if s1 = s2				
	AND=		0. 52		3	* 5/7	6.1.1
	OR=						
	LD<>	s1, s2	Sets the output, if s1 ≠ s2				
	AND<>		017-02		3	* 5/7	6.1.1
	OR<>						
	LD>	s1, s2	Sets the output, if s1 > s2				
	AND>		31 / 32		3	* 5/7	6.1.1
BIN 16-bit data	OR>						
comparison	LD<=	s1, s2	Sets the output, if s1 <= s2				
	AND<=				3	* 5/7	6.1.1
	OR<=						
	LD<	s1, s2	Sets the output, if				
	AND<		s1 < s2		3	* 5/7	6.1.1
	OR<						
-	LD>=	s1, s2	Sets the output, if s1 >= s2				
	AND>=		31 /- 32		3	* 5/7	6.1.1
	OR>=						

^{*:} The number of program steps depends on the devices used. Refer to the reference chapter for the accurate number of steps.

Category	Instruction	Variables	Meaning	Execution Condition	Number	of steps	Reference
					Q	Α	
	LDD=						
	ANDD=	s1, s2	Sets the output, if s1 = s2		* 3	** 11	6.1.2
	ORD=						
	LDD<>						
	ANDD<>	s1, s2	Sets the output, if s1 ≠ s2		* 3	** 11	6.1.2
	ORD<>						
	LDD>						
	ANDD>	s1, s2	Sets the output, if s1 > s2		* 3	** 11	6.1.2
BIN 32-bit data	ORD>						
comparison	LDD<=						
	ANDD<=	s1, s2	Sets the output, if s1 <= s2		* 3	** 11	6.1.2
	ORD<=						
	LDD<						
	ANDD<	s1, s2	Sets the output, if s1 < s2		* 3	** 11	6.1.2
	ORD<						
-	LDD>=						
	ANDD>=	s1, s2	Sets the output, if s1 >= s2		* 3	** 11	6.1.2
	ORD>=						

^{*:} The number of program steps depends on the devices used and the type of CPU.

- If a QnA CPU or a single processor CPU of the System Q is used: 3
- If a System Q multi processor CPU is used with internal word devices (except for file register ZR): 5 constants: 5

Bit Devices, whose device numbers are multiplies of 16,

whose digit designation is K8, and which use no index qualification: 5

• If a System Q multi processor CPU is used with devices other than above mentioned: 5

The processing speed is faster with a System Q CPU althought the number of steps is increased.

**: The number of program steps depends on the devices used. Refer to the reference chapter for the accurate number of steps.

Category	Instruction	Variables	Meaning	Execution Condition	Number of steps		Reference
					Q	Α	
	LDE=						
	ANDE=	s1, s2	Sets the output, if s1 = s2		3		6.1.3
	ORE=						
	LDE<>						
	ANDE<>	s1, s2	Sets the output, if s1 ≠ s2		3		6.1.3
	ORE<>						
	LDE>		Sets the output, if s1 > s2				
	ANDE>	s1, s2			3		6.1.3
Floating point data	ORE>						
comparison	LDE<=						
	ANDE<=	s1, s2	Sets the output, if s1 <= s2		3		6.1.3
	ORE<=						
	LDE<						
	ANDE<	s1, s2	Sets the output, if s1 < s2		3		6.1.3
	ORE<						
	LDE>=						
	ANDE>=	s1, s2	Sets the output, if s1 >= s2		3		6.1.3
	ORE>=						

Category	Instruction	Variables	Meaning	Execution Condition	Number	of steps	Reference
					Q	Α	
	LD\$=		* Compares the character strings in		3		6.1.4
	AND\$=	s1, s2	s1 and s2 character by character.				
	OR\$=		Sets the output, if s1 = s2				
	LD\$<>		* Compares the character strings in		3		6.1.4
	AND\$<>	s1, s2	s1 and s2 character by character.				
	OR\$<>		Sets the output, if s1 ≠ s2				
	LD\$>		* Compares the character strings in		3		6.1.4
	AND\$>	s1, s2	s1 and s2 character by character.				
Character	OR\$>		Sets the output, if s1 > s2				
string data comparison	LD\$<=		* Compares the character strings in s1 and s2 character by character.		3		6.1.4
	AND\$<=	s1, s2					
	OR\$<=		Sets the output, if s1 <= s2				
	LD\$ <		* Compares the character strings in		3		6.1.4
	AND\$<	s1, s2	s1 and s2 character by character.				
	OR\$<		Sets the output, if s1 < s2				
-	LD\$>=		* Compares the character strings in		3		6.1.4
	AND\$>=	s1, s2	s1 and s2 character by character.				
	OR\$>=		Sets the output, if s1 >= s2	_			

^{*:} Conditions under which the character string comparison is processed:

• Match: All characters in the string must match.

Larger string: If the character strings differ, the larger string is determined.
Smaller string: If the character strings differ, the smaller string is determined.

Category	Instruction	Variables	Meaning	Execution Condition	Number	of steps	Reference
					Q	Α	
	BKCMP=	s1, s2, n, d1	It compares the nth BIN 16-bit block in s1 to the				
	BKCMP<>	s1, s2, n, d1	nth BIN 16-bit block in s2, beginning with the first number of device. The result of each block comparison is stored from d1 onwards.				
	BKCMP>	s1, s2, n, d1					
	BKCMP<=	s1, s2, n, d1					
	BKCMP<	s1, s2, n, d1					
BIN block data	BKCMP>=	s1, s2, n, d1			5		6.1.5
comparison	BKCMP=P	s1, s2, n, d1			5		0.1.5
	BKCMP<>P	s1, s2, n, d1					
	BKCMP>P	s1, s2, n, d1					
-	BKCMP<=P	s1, s2, n, d1	-				
	BKCMP <p< td=""><td>s1, s2, n, d1</td><td></td><td></td><td></td><td></td><td></td></p<>	s1, s2, n, d1					
	BKCMP>=P	s1, s2, n, d1					

2.4.2 Arithmetic operation instructions

Category	Instruction	Variables	Variables Meaning Execution Condition		Number of steps		Reference
					Q	Α	
	+	s, d	$(d) + (s) \to (d)$		3	5	6.2.1
	+P	, u		<u>_</u>	,	,	6.2.1
	+	s1, s2, d1	(s1)+(s2) → (d1)		4	7	6.2.1
BIN 16-bit addition and	+P	31, 32, 01			t	,	6.2.1
subtraction operations	-		(d)- $(s) o (d)$		3	5	6.2.1
	-P	s, d			3	5	6.2.1
	-	s1, s2, d1	(s1)-(s2) → (d1)		4	7	6.2.1
	-P	51, S2, U1			4	,	6.2.1

Category	Instruction	Variables	Meaning	Execution Condition	Number of steps		Reference
					Q	A	
	D+	s, d	(d+1, d)+(s+1, s) $\rightarrow (d+1, d)$		*	9	6.2.2
	D+P	, u		<u>_</u>	3)	6.2.2
	D+	s1, s2, d1	$((s1)+1, s1)+((s2)+1, s2) \rightarrow ((d1)+1, d1)$		**	11	6.2.2
BIN 32-bit addition and	D+P	51, 52, U1			4	-	6.2.2
subtraction operations	D-	s, d	(d+1, d)-(s+1, s) → (d+1, d)		*	9	6.2.2
	D-P	3, u		<u>_</u>	3	9	6.2.2
	D-	s1, s2, d1	((s1)+1, s1)-((s2)+1,s2) → ((d1)+1, d1)		**	11	6.2.2
	D-P	31, 32, UI			4	11	6.2.2

^{*:} The number of program steps depends on the devices used and the type of CPU.

- If a QnA CPU or single processor CPU of the System Q is used: 3
- If a System Q multi processor CPU is used with internal word devices (except for file register ZR): 5 constants: 5

Bit Devices, whose device numbers are multiplies of 16,

whose digit designation is K8, and which use no index qualification: 5

- If a System Q multi processor CPU is used with devices other than above mentioned: 3
- **: The number of program steps depends on the devices used and the type of CPU.
 - If a QnA CPU single processor CPU of the System Q is used: 4
 - If a System Q multi processor CPU is used with internal word devices (except for file register ZR): 6 constants: 6

Bit Devices, whose device numbers are multiplies of 16,

whose digit designation is K8, and which use no index qualification: 6

Category	Instruction	Variables	Meaning	Execution Condition	Number of steps		Reference
					Q	Α	
	х	s1, s2, d1	$(s1)x(s2) \to ((d1)+1, d1)$		*	**	6.2.4
BIN 16-bit multiplication	хP	51, 52, U1			4	7	6.2.4
and division	/	s1, s2, d1	$(s1)/(s2) \rightarrow$ Quotient (d1), remainder ((d1)+1)		*	**	6.2.4
	/P	51, 52, 41			4	7	6.2.4
	Dx	o1 o0 d1	((s1)+1, s1)x((s2)+1, s2) \rightarrow ((d1)+3, (d1)+2,		*	**	6.2.4
BIN 32-bit multiplication and division	DxP	s1, s2, d1	(d1)+1, d1)		4	11	6.2.4
	D/	o1 o2 d1	((s1)+1, s1)/((s2)+1, s2) → Quotient ((d1)+1, d1),		*	**	6.2.4
	D/P	s1, s2, d1	remainder ((d1)+3, (d1)+2)		4	11	6.2.4

^{*:} The number of program steps depends on the devices used and the type of CPU.

- If a QnA CPU or System Q single processor CPU is used: 4
- If a System Q multi processor CPU is used with internal word devices (except for file register ZR): 3 constants: 3

Bit Devices, whose device numbers are multiplies of 16,

whose digit designation is K8, and which use no index qualification: 3

^{**:} The number of program steps depends on the devices used.

Refer to the reference chapter for the accurate number of steps.

Category	Instruction	Variables	Meaning	Execution Condition	Number	of steps	Reference
					Q	Α	
	B+	s, d	$(d) + (s) \to (d)$		3	*	6.2.5
	B+P	J, U		_	Ü	7	6.2.5
	B+	· s1, s2, d1	(s1)+(s2) → (d1)		4	*	6.2.5
BCD 4-digit addition and	B+P	31, 32, 01		_	7	9	6.2.5
substraction operations	B-	s, d	$(d)\text{-}(s)\to(d)$		3	*	6.2.5
	В-Р	5, u		_	3	7	6.2.5
	B-	o1 o2 d1	(s1)-(s2) → (d1)		4	*	6.2.5
	В-Р	s1, s2, d1		—	4	9	6.2.5
	DB+	o d	$(d+1, d)+(s+1,s) \to (d+1, d)$		3	*	6.2.6
	DB+P	s, d		_	3	9	6.2.6
	DB+	e1 e2 d1	((s1)+1, s1)+((s2)+1,s2) → ((d1)+1, d1)		4	*	6.2.6
BCD 8-digit addition and	DB+P	s1, s2, d1		4	4	11	6.2.6
subtraction operations	DB-	o d	$(d+1, d)+(s+1,s) \to (d+1, d)$		3	*	6.2.6
	DB-P	s, d		_	٥	9	6.2.6
	DB-	c1 c2 d1	((s1)+1, s1)+((s2)+1,s2) → ((d1)+1, d1)		4	*	6.2.6
	DB-P	s1, s2, d1			+	11	6.2.6

^{**:} The number of program steps depends on the devices used.

Refer to the reference chapter for the accurate number of steps.

Category	Instruction	Variables	Variables Meaning		Number	of steps	Reference
					Q	Α	
	B¥	s1, s2, d1	$(s1)x(s2) \to ((d1)+1, d1)$		4	*	6.2.7
BCD 4-digit multiplication	В×Р	51, 52, U1		_ _	4	9	6.2.7
and division operations	B/	s1, s2, d1	$(s1)/(s2) \rightarrow$ Quotient (d1), remainder ((d1)+1)		4	*	6.2.7
	B/P	51, 52, 01			4	9	6.2.7
	DB×	s1, s2, d1	((s1)+1, s1)x((s2)+1, s2) \rightarrow ((d1)+3, (d1)+2,		4	*	6.2.8
BCD 8-digit multiplication and division operations	DB×P	51, 52, 01	(d1)+1, d1)	_ _	4	11	6.2.8
	DB/	o1 o2 d1	((s1)+1, s1)/((s2)+1, s2) → Quotient ((d1)+1, d1),		4	*	6.2.8
	DB/P	s1, s2, d1	remainder ((d1)+3, (d1)+2)		4	11	6.2.8

^{*:} The number of program steps depends on the devices used. Refer to the reference chapter for the accurate number of steps.

Category	Instruction	Variables	Meaning	Execution Condition	Number	of steps	Reference
					Q	Α	
	E+	s, d	$(d+1, d)+(s+1, s) \to (d+1, d)$		3		6.2.9
	E+P	5, 4			J		6.2.9
	E+	s1, s2, d1	$((s1)+1, s1)+((s2)+1, s2) \rightarrow ((d1)+1, d1)$		4		6.2.9
Floating point data addition	E+P	51, 52, 01			4		6.2.9
and subtraction operations	E-	- s, d	$(d+1, d)-(s+1, s) \to (d+1, d)$		3		6.2.9
	E-P	S, u			3		6.2.9
	E-	s1, s2, d1	$((s1)+1, s1)-((s2)+1, s2) \rightarrow ((d1)+1, d1)$		4		6.2.9
	E-P	51, 52, 01			4		6.2.9
	Ex	s1, s2, d1	$((s1)+1,s1)x((s2)+1,s2) \to ((d1)+1,d1)$		4		6.2.10
Floating point data multiplication	ExP	31, 32, 01		<u>_</u>	7		6.2.10
and division operations	E/	s1, s2, d1	((s1)+1, s1)/((s2)+1, s2) → Quotient ((d1)+1, d1)		4		6.2.10
	E/P	31, 32, 41		_	7		6.2.10
	BK+	s1, s2, d, n	Adds the nth 16-bit block in s1 to the nth 16-bit block in s2.		5		6.2.11
BIN block addition and subtraction operations	BK+P	01, 32, U, II			J		6.2.11
	ВК-	s1, s2, d, n	Subtracts the nth 16-bit block in s2 from the nth 16-bit block in s1.		5		6.2.11
	ВК-Р	31, 32, U, II		_	J		6.2.11

Category	Instruction	Variables	Meaning	Execution Condition	Number of steps		Reference
					Q	Α	
	\$+	· s, d	Character string data in s is appended to character data in d. The linked character		3		6.2.12
Character string linking	\$+P	J, J	string is stored in d.	<u>_</u>	ŭ		6.2.12
operations	\$+	s1, s2, d1	Character string data in s is appended to character data in d. The linked character		4		6.2.12
	\$+P	o ,, o <u></u> , a .	string is stored in d.		·		6.2.12
	INC	d d	$(d)+1 \rightarrow (d)$		2	**	6.2.13
BIN increment	INCP	u u			2	3	6.2.13
operations	DINC	d	$(d+1,d)+1 \rightarrow (d+1,d)$ d		*	**	6.2.13
	DINCP	u		<u>_</u>	2	3	6.2.13
	DEC	d	(d)-1→ (d)		2	**	6.2.14
BIN decrement operations	DECP	-			-	3	6.2.14
	DDEC	d	$(d+1, d)-1 \to (d+1, d)$		*	**	6.2.14
	DDECP	u 			2	3	6.2.14

^{*:} The number of program steps depends on the devices used and the type of CPU.

- If a QnA CPU or System Q single processor CPU is used: 2
- If a Q multi processor CPU is used with internal word devices (except for file register ZR): 3 constants: 3

Bit Devices, whose device numbers are multiplies of 16, whose digit designation is K8, and which use no index qualification: 3

^{**:} The number of program steps depends on the devices used. Refer to the reference chapter for the accurate number of steps.

2.4.3 Data conversion instructions

Category	Instruction	Variables	Meaning	Execution Condition	Number	of steps	Reference
					Q	Α	
Conversion from BIN data	BCD	s, d	(s) BCD conversion (d)		3	*	6.3.1
	BCDP	3, u	BIN (0 to 9999)		J	5	6.3.1
into BCD data	DBCD	s, d	BCD conversion		3	*	6.3.1
	DBCDP	3, u	(s+1, s) → (d+1, d) BIN (0 to 99999999)		J	9	6.3.1
	BIN	s, d	(s) BIN conversion (d)		3	*	6.3.2
Conversion from BCD data	BINP	3, 4	BCD (0 to 9999)	_	ŭ	5	6.3.2
into BIN data	DBIN	s, d	BIN conversion		3	*	6.3.2
	DBINP	3, u <u>(s-</u>	(s+1, s) → (d+1, d) BCD (0 to 99999999)	_	J	9	6.3.2
	FLT	s, d	Floating point conversion (s+1, s) Binary value (-32768 to 32767)		3		6.3.3
Conversion from BIN data	FLTP	5, u		_	3		6.3.3
into floating point data	DFLT	s, d	Floating point conversion		3		6.3.3
	DFLTP	3, u	(s+1, s) (d+1, d) Binary value (-2147483648 to 2147483647)	_	3		6.3.3
	INT	o d	BIN conversion		3		6.3.4
Conversion from floating	INTP	s, d	(s+1, s) → (d) Floating point value (-32768 to 32767)		ى 		6.3.4
point data into BIN data	DINT	c d	Floating point conversion			6.3.4	
	DINTP	s, d	(s+1, s) conversion (d+1, d) Binary value (-2147483648 bis 2147483647)		3		6.3.4

^{*:} The number of program steps depends on the devices used. Refer to the reference chapter for the accurate number of steps.

Category	Instruction	Variables	Meaning	Execution Condition	Number	of steps	Reference
					Q	Α	
Conversion from BIN 16- bit data into BIN 32-bit data	DBL	- s, d	Conversion		3		6.3.5
	DBLP	3, u	(s) (d+1, d) BIN (-32768 to 32767)		J		6.3.5
Conversion from BIN 32- bit data into	WORD	- s, d	Conversion		3		6.3.6
BIN 16-bit data	WORDP	3, u	(<u>s+1, s</u>) → (d) BIN (-32768 to 32767)	_	3		6.3.6
	GRY	- s, d	Conversion into Gray code		3		6.3.7
Conversion from BIN 16-/ 32-bit data into	GRYP	3, u	(s) into Gray code (d) Binary value (-32768 to 32767)	_	3		6.3.7
Gray code data	DGRY		Conversion into Gray code $(s+1, s)$ \longrightarrow $(d+1, d)$		3		6.3.7
	DGRYP		(s+1, s) (d+1, d) Binary value (-2147483648 to 2147483647)	_	3		6.3.7
	GBIN	s, d	BIN conversion (s) (d)		3		6.3.8
Conversion from Gray code data into	GBINP	3, u	Gray code (-32768 to 32767)	_	3		6.3.8
BIN 16-/32-bit data	DGBIN	- s, d	BIN conversion $(\underline{s+1},\underline{s}) \longrightarrow (d+1,d)$		3		6.3.8
	DGBIN	3, 3	Gray code (-2147483648 to 2147483647)		ŭ		6.3.8
	NEG	d	(d) _ → (d)		2	*	6.3.9
Sign reversal for BIN 16-/32- bit data (complement of 2)	NEGP	<u> </u>	♣——BIN data	_	-	3	6.3.9
	DNEG	d	(d+1, d) → (d+1, d)		2	*	6.3.9
	DNEGP	<u> </u>	BIN data		-	3	6.3.9

^{*:} The number of program steps depends on the devices used. Refer to the reference chapter for the accurate number of steps.

Category	Instruction	Variables	Meaning	Meaning Execution Condition		of steps	Reference
					Q	Α	
Signal reversal	ENEG	d	(d+1, d) → (d+1, d) ← Floating point value		2		6.3.10
for floating point data	ENEGP	u			۷		6.3.10
Conversion from BIN block data into BCD	BKBCD	s, d, n	This instruction converts each nth BIN 16-bit block in s into the nth BCD 4-digit block. Converted data is stored in d.		4		6.3.11
block data	BKBCDP	s, d, n			4		6.3.11
Conversion from BCD	BKBIN	s, d, n	This instruction converts each nth BCD 4-digit block in s into the nth BIN 16-bit block.		4		6.3.12
block data into BIN block data	BKBINP	s, d, n	Converted data is stored in d.		4		6.3.12

2.4.4 Data transfer instructions

Category	Instruction	Variables	Meaning	Execution Condition	Number	of steps	Reference
					Q	Α	
BIN 16-bit data	MOV	s, d	(s) → (d)		*	***	6.4.1
transfer	MOVP	s, d	(s) — (u)	_	3	5	O
BIN 32-bit data	DMOV	s, d	+1, s) → (d+1, d)		**	***	6.4.1
transfer	DMOVP	s, d	(a+1, a)	_	3	7	0.4.1
Floating point	EMOV	s, d	(s+1, s) — → (d+1, d)		3		6.4.2
data transfer	EMOVP	s, d	Floating point value	—	3		6.4.2
Character string data	\$MOV	s, d	Transfers character string data in s to d.		3		6.4.3
transfer	\$MOVP	s, d			3		0.4.3
BIN 16-bit data	CML	s, d			*	***	6.4.4
inversion	CMLP	s, d	(d) → (d)		3	5	0.4.4
BIN 32-bit data	DCML	s, d			**	***	6.4.4
inversion	DCMLP	s, d	(d1+1, d1) (d1+1, d1)		3	7	0.4.4

^{*:} The number of program steps depends on the devices used and the type of CPU.

- If a QnA CPU or System Q single processor CPU is used: 3
- If a System Q multi processor CPU is used with internal word devices (except for file register ZR): 2 constants: 2

Bit Devices, whose device numbers are multiplies of 16, whose digit designation is K8, and which use no index qualification: 2

- *: The number of program steps depends on the devices used and the type of CPU.
 - If a System Q single processor CPU is used: 2
 - If a QnA CPU or a System Q multi processor CPU is used: 3
- ***: The number of program steps depends on the devices used.

 Refer to the reference chapter for the accurate number of steps.

Category	Instruction	Variables	oles Meaning E		Number of steps		Reference
					Q	Α	
BIN block data	вмоу	s, n, d	(s) (d)		4	*	6.4.5
transfer	BMOVP	s, n, d	n In		·	9	0.1.0
Identical BIN block data	FMOV	s, n, d	(d)		4	*	6.4.6
transfer	FMOVP	s, n, d	n		·	9	
BIN 16-bit data	хсн	d1, d2	(d1) → (d2)		3	*	6.4.7
exchange	XCHP	d1, d2			3	5	0.4.7
BIN 32-bit data	DXCH	d1, d2			2	*	6.4.7
exchange	DXCHP	d1, d2	((d1)+1, d1) → ((d2)+1, d2)	<u>_</u>	3	7	0.4.7
BIN block data	вхсн	n, d1, d2	(d1) (d2)		4		6.4.8
exchange	BXCHP	n, d1, d2	n	<u>_</u>			0.4.0
Upper and lower byte	SWAP	s	(s) 8 bits 8 bits		3		6.4.9
exchanges	SWAPP	s	(s) 8 bits 8 bits		3		0.4.8

^{*:} The number of program steps depends on the devices used. Refer to the reference chapter for the accurate number of steps.

2.4.5 Program branch instructions

Category	Instruction	ruction Variables Meaning Execution Condition		Number of steps		Reference	
					ø	A	
	CJ	р	Conditional jump (p = jump destination)		2	*	6.5.1
Jump	SCJ	p	Conditional jump from next program scan (p = jump destination)		2	3	0.3.1
instructions	JMP	p	Jump instruction (p = jump destination)		2	* 3	6.5.1
	GOEND		Jump to the end of a program		1		6.5.2

^{*:} The number of program steps depends on the devices used. Refer to the reference chapter for the accurate number of steps.

2.4.6 Interrupt program execution control instructions

Category	Instruction	Variables	Meaning	Execution Condition	Number	of steps	Reference
					Q	A	
Interrupt disabled	DI		Disables the execution of an interrupt program		1	* 1	6.6.1
Interrupt enabled	EI		Enables invoking an interrupt program		1	* 1	6.6.1
Bit pattern of execution conditions of interrupt programs	IMASK	s	In the bit pattern designated by s a particular interrupt address is allocated to each bit.		2	* 1	6.6.1
Return from an interrupt program to the main program	IRET		End of an interrupt program		1	* 1	6.6.2

^{*:} The number of program steps depends on the devices used. Refer to the reference chapter for the accurate number of steps.

2.4.7 Data refresh instructions

Category	Instruction	Variables	Meaning	Execution Condition	Number	of steps	Reference
					Q	Α	
I/O partial refresh	RFS	s, n	The RFS instruction refreshes the inputs and outputs of the designates range of I/O devices during one program scan.	_	3		6.7.1
I/O partial refresh	SEG	s, d	The SEG instruction enables refreshing a determined range of I/O devices, if the input condition is set.			* 9	6.7.2
Refresh instruction for link and interface data and CPU shared memory	СОМ		If SM775 (Q series and System Q only) is not set (0), the link and interface data are refreshed (link refresh) and general data processing is performed (END processing). Used also for automatic refresh of the multi-CPU shared memory		1	* 3	6.7.3
Disable link refresh execution	DI		The DI instruction disables the execution of a link refresh until an El instruction is executed.		1		6.7.4
Enable link refresh execution	El		The execution of a link refresh is enabled after setting an EI instruction.		1		6.7.4

^{*:} The number of program steps depends on the devices used. Refer to the reference chapter for the accurate number of steps.

2.4.8 Other convenient instructions

Category	Instruction	Variables	Meaning Execution Condition		Number	of steps	Reference
					Q	A	
1-Phase Input count-up/-down Counter	UDCNT1	s, n, d	s+0		4		6.8.1
2-Phase Input count-up/-down Counter	UDCNT2	s, n, d	s+0 TUTUTUTUTUTUTUTUTUTUTUTUTUTUTUTUTUTUTU		4		6.8.2
Programmable (teaching) Timer	TTMR	d, n	(Time, the timer is set) $x n \rightarrow (d)$ n=0:1, n=1:10, n=2:100		3		6.8.3
Special Function Timer (Timer instruction for low speed timers)	STMR	s,n, d	The STMR instruction uses outputs designated by d+0 through d+3 to perform four different timer functions: d+0:OFF delay timer output d+1:One shot timer output after OFF (Set by trailing edge) d+2:One shot timer output after ON (Set by leading edge) d+3:ON delay timer output		3		6.8.4
Special Function Timer (Timer instruction for high speed timers)	STMRH	s,n, d	see above		3		6.8.4
Positioning instruction for rotary tables	ROTC	s, n1, n2, d	The ROTC instruction rotates a sector designated by s+2 on a table with a specified number of sectors (divisions) designated by n1 to a specified position designated by s+1.		5		6.8.5
Ramp Signal	RAMP	n1, n2, n3, d1, d2	A RAMP instruction changes the content in (d1)+0 gradually from the initial value designated by n1 to the final value designated by n2.		6		6.8.6
Pulse density measurement	SPD	s, n, d	The SPD instruction counts pulses at the input designated by s for a period of time specified by n. The result of the measurement is stored in d.		4		6.8.7
Pulse output with adjustable number of pulses	PLSY	s1, s2, d	The PLSY instruction outputs a number of pulses specified by s2 at a frequency specified by s1 to an output designated by d.		4		6.8.8
Pulse width modulation	PWM	n1, n2, d	n1 n2 d		4		6.8.9

Category	Instruction	Variables	Meaning Execution Condition		Number	of steps	Reference
				Q	Α		
Building an input matrix	MTR	s, n , d1, d2	The MTR instruction reads the information of 16 bits beginning from the device designated by s. The number of repetitions (rows) is designated by n. The conditions of read data are stored in the device designated by d2 onwards.		5		6.8.10

2.5 Application instructions, Part 2

2.5.1 Logical operation instructions

Category	Instruction	Variables	Meaning	Execution Condition	Number of steps		Reference
					Q	Α	
	WAND	s, d	$(d) \wedge (s) \longrightarrow (d)$		3	***	7.1.1
	WANDP	5, 4)	5	7.1.1
	WAND	s1, s2, d1	(s1) ∧ (s2) → (d1)		4	***	7.1.1
	WANDP	31, 32, 01		_	7	7	7.1.1
	DAND	s, d	(d+1,d) ∧ (s+1, s) → (d+1, d)		*	***	7.1.1
Logical product	DANDP	. s, u			4	9	7.1.1
	DAND	s1, s2, d	((s1)+1, s1) ∧ ((s2)+1, s2) → (d+1, d)		**		7.1.1
	DANDP	31, 32, u	→ (d+1, d)		4		7.1.1
	BKAND		(s1) (s2) (d)		_		-10
	BKANDP	s1, s2, n, d			5		7.1.2

- *: The number of program steps depends on the devices used and the type of CPU.
 - If a QnA CPU is used: 4
 - If a System Q single processor CPU is used: 3
 - If a System Q multi processor CPU is used with internal word devices (except for file register ZR): 6 constants: 6

Bit Devices, whose device numbers are multiplies of 16,

whose digit designation is K8, and which use no index qualification: 6

• If a System Q multi processor CPU is used with devices other than above mentioned: 4

- **: The number of program steps depends on the devices used and the type of CPU.
 - If a QnA CPU is used: 4
 - If a System Q CPU is used with

internal word devices (except for file register ZR): 6

constants: 6

Bit Devices, whose device numbers are multiplies of 16,

whose digit designation is K8, and which use no index qualification: 6

• If a System Q CPU is used with devices other than above mentioned: 4

^{***:} The number of program steps depends on the devices used.

Refer to the reference chapter for the accurate number of steps.

Category	Instruction	Variables Meaning	Meaning	Execution Condition	Number of steps		Reference
					Q	Α	
	WOR	- s, d	$(d) \lor (s) \longrightarrow (d)$		3	***	7.1.3
	WORP	, u				5	7.1.0
	WOR	s1, s2, d1	(s1) ∨ (s2) —> (d1)		4	***	7.1.3
	WORP	51, 52, u1			4	7	7.1.3
	DOR	s, d	(d+1, d) ∨ (s+1, s) → (d+1, d)		*	***	7.1.3
Logical sum	DORP	- 5, u	, ,		4	9	7.1.3
	DOR	o1 o2 d	((s1)+1,s1) ∨ ((s2)+1, s2) →>(d+1, d)		**		7.1.3
	DORP	s1, s2, d	` >(d+1, d)		4		7.1.3
	BKOR		(s1) (s2) (d)		_		
	BKORP	s1, s2, n, d	n n		5		7.1.4

- *: The number of program steps depends on the devices used and the type of CPU.
 - If a QnA CPU is used: 4
 - If a System Q single processor CPU is used: 3
 - If a System Q multi processor CPU is used with internal word devices (except for file register ZR): 6 constants: 6

Bit Devices, whose device numbers are multiplies of 16, whose digit designation is K8, and which use no index qualification: 6

- If a System Q multi processor CPU is used with devices other than above mentioned: 4
- **: The number of program steps depends on the devices used and the type of CPU.
 - If a QnA CPU is used: 4
 - If a System Q CPU is used with internal word devices (except for file register ZR): 6 constants: 6

Bit Devices, whose device numbers are multiplies of 16, whose digit designation is K8, and which use no index qualification: 6

- If a System Q CPU is used with devices other than above mentioned: 4
- ***: The number of program steps depends on the devices used.

 Refer to the reference chapter for the accurate number of steps.

Category	Instruction	Variables	Meaning	Execution Condition	Number of steps		Reference
					Q	A	
	WXOR	s, d	$(d) \leftrightarrow (s) \longrightarrow (d)$		3	***	7.1.5
	WXORP	S, G			Ü	5	7.1.0
	WXOR	s1, s2, d1	(s1) → (s2) → (d1)		4	***	7.1.5
	WXORP	31, 32, u1			4	7	7.1.5
Logical	DXOR	s, d	$(d+1, d) \leftrightarrow (s+1, s)$ $\longrightarrow (d+1, d)$		*	***	7.1.5
exclusive OR	DXORP	5, u			3	9	7.1.5
	DXOR	s1, s2, d	((s1)+1, s1) ₩ ((s2)+1, s2) → (d+1, d)		**		7.1.5
	DXORP	51, 52, u	→ (a+1, a)		4		7.1.5
	BKXOR	-1 -0 - d	(s1) (s2) (d)		_		7.1.0
	BKXORP	s1, s2, n, d			5		7.1.6

- *: The number of program steps depends on the devices used and the type of CPU.
 - If a QnA CPU is used: 4
 - If a System Q single processor CPU is used: 3
 - If a System Q multi processor CPU is used with internal word devices (except for file register ZR): 6 constants: 6

Bit Devices, whose device numbers are multiplies of 16,

whose digit designation is K8, and which use no index qualification: 6

- If a System Q multi processor CPU is used with devices other than above mentioned: 4
- **: The number of program steps depends on the devices used and the type of CPU.
 - If a QnA CPU is used: 4
 - If a System Q CPU is used with

internal word devices (except for file register ZR): 6

constants: 6

Bit Devices, whose device numbers are multiplies of 16,

whose digit designation is K8, and which use no index qualification: 6

- If a System Q CPU is used with devices other than above mentioned: 4
- ***: The number of program steps depends on the devices used.

 Refer to the reference chapter for the accurate number of steps.

Category	Instruction	Variables	Meaning	Execution Condition	Number of steps		Reference
					Q	A	
	WNXR	s, d	$(d) \lor (s) \longrightarrow (d)$		3	***	7.1.7
	WNXRP	3, u			0	5	7.1.7
	WNXR	o1 o0 d1	$\overline{(s1)} \rightarrow \overline{(s2)} \ (d1)$		4	***	7.1.7
	WNXRP	s1, s2, d1			4	7	7.1.7
Logical	DNXR	s, d	(d+1, d) ∨ (s+1, s) 0 (d+1, d)		*	***	7.1.7
exclusive NOR	DNXRP	5, u			3	9	7.1.7
	DNXR	s1, s2, d	((s1)+1, s1) + ((s2)+1, s2)		**		7.1.7
	DNXRP	31, 32, u	○ (d+1, d)		4		7.1.7
	BKXNR	s1, s2, n, d	(s1) (s2) (d)		5		7.1.8
	BKXNRP	31, 32, 11, U	₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩		5		7.1.0

- *: The number of program steps depends on the devices used and the type of CPU.
 - If a QnA CPU is used: 4
 - If a System Q single processor CPU is used: 3
 - If a System Q multi processor CPU is used with internal word devices (except for file register ZR): 6 constants: 6
 - Bit Devices, whose device numbers are multiplies of 16,
 - whose digit designation is K8, and which use no index qualification: 6
 - If a System Q multi processor CPU is used with devices other than above mentioned: 4
- **: The number of program steps depends on the devices used and the type of CPU.
 - If a QnA CPU is used: 4
 - If a System Q CPU is used with

internal word devices (except for file register ZR): 6

constants: 6

Bit Devices, whose device numbers are multiplies of 16,

whose digit designation is K8, and which use no index qualification: 6

• If a System Q CPU is used with devices other than above mentioned: 4

***: The number of program steps depends on the devices used.

Refer to the reference chapter for the accurate number of steps.

2.5.2 Rotation instructions

Category	Instruction	Variables	Meaning	Execution Condition	Number	of steps	Reference
					Q	Α	
	ROR	n, d	b15 (d) b0 SM700		3	* 0	7.2.1
Data rotation to the right	RORP	.,, -	rotates by n bits to the right			3	
(16-bit)	RCR	n, d	b15 (d) b0 SM700		3	*	7.2.1
	RCRP	Τ, α	rotates by n bits to the right	_	ŭ	3	7.2.1
	ROL	n, d	SM700 b15 (d) b0		3	* 3	7.2.2
Data rotation to the left	ROLP		rotates by n bits to the left			3	
(16-bit)	RCL	n, d	SM700 b15 (d) b0		3	* 3	7.2.2
	RCLP		rotates by n bits to the left	_		3	
	DROR		(d+1) (d) b31 to b16b15 to b0 SM700		3	*	7.2.3
Data rotation to the right	DRORP	n, d	rotates by n bits to the right		3	3	7.2.3
(32-bit)	DRCR	n, d	(d+1) (d) b31 to b16b15 to b0 SM700		3	* 3	7.2.3
	DRCRP		rotates by n bits to the right	_		3	
	DROL	n, d	(d+1) (d) SM700 b31 to b16b15 to b0		3	* 0	7.2.4
Data rotation to the left (32-bit)	DROLP	.,, •	rotates by n bits to the left	_		3	
	DRCL	n, d	(d+1) (d) SM700 b31 to b16 b15 to b0		3	*	7.2.4
	DRCLP	ii, u	rotates by n bits to the left			3	7.2.4

^{*:} The number of program steps depends on the devices used.
Refer to the reference chapter for the accurate number of steps.

2.5.3 Shift instructions

Category	Instruction	Variables	Meaning	Execution Condition	Number	of steps	Reference
					Q	A	
	SFR	n, d	b15 bn b0		3	* 3	7.3.1
Shift a 16-bit data word by	SFRP	ŕ	b15 b0 SM700 0 to 0	_		3	
n bits	SFL	n, d	b15 bn b0		3	*	7.3.1
	SFLP	1, 0	SM700 b15 b0 0 to 0	_	J	3	7.0.1
	BSFR	n, d	(d)		3	*	7.3.2
Shift n bit devices by	BSFRP	, ii, u	SM700	_	3	7	7.5.2
1 bit	BSFL	n, d	n (d)		3	*	7.3.2
	BSFLP	, ii, u	SM700 SM700	_	3	7	7.5.2
	DSFR	n, d	n (d)		3	*	7.3.3
Shift n word devices by one digit	DSFRP	, ii, u			3	7	7.3.3
	DSFL	n d	n (d)		3	*	7.3.3
	DSFLP	n, d		_	ى 	7	7.3.3

^{*:} The number of program steps depends on the devices used. Refer to the reference chapter for the accurate number of steps.

2.5.4 Bit processing instructions

Category	Instruction	Variables	Meaning	Execution Condition	Number of steps		Reference
					Q	Α	
	BSET	n, d	(d) b15 bn b0		3	*	7.4.1
Set / reset	BSETP	11, 0	<u> </u>	_	,	3	7
single bits	BRST	n, d	(d) b15 bn b0		3	*	7.4.1
	BRSTP	11, 0	1 0	_	,	7	7
	TEST	s1, s2, d	(s1) b15 to b0 (d)		4		7.4.2
Test condition of single bits in	TESTP	31, 32, 4	Bit designated by s2	_	۲		7.4.2
16-/32-bit data words	DTEST	s1, s2, d	(s1) <u>b31</u> to <u>b0</u> (d)		4		7.4.2
	DTESTP	31, 32, 4	Bit designated by s2	_	1		7.77.
Reset sections of bits in a batch	BKRST	s, n	(s) ON (s) OFF OFF RESET		3		7.4.3
	BKRSTP	5, 11	ON OFF V	_	3		7.4.0

^{*:} The number of program steps depends on the devices used.
Refer to the reference chapter for the accurate number of steps.

2.5.5 Data processing instructions

Category	Instruction	Variables	Condition		Number	of steps	Reference
					Q	Α	
	SER	s1, s2, n (A)	(s2) 		5	*	7.5.1
Search 16-bit	SERP	s1, s2, n, d (Q)	(d) : identical No. (d+1) : Number of matches		Ü	9	7.5.1
data	DSER	s1, s2, n (A)	32 bits (s2)		5	*	7.5.1
	DSERP	s1, s2, n, d (Q)	(d) : identical No. (d+1): Number of matches	_	5	9	7.3.1
	SUM	s (A)	(s) b15 b0		3	*	7.5.2
Check data bits	SUMP	s, d (Q)	(d): Binary coded number of set bits	<u>_</u>	Ü	3	7.0.2
(16-/32-bit)	DSUM	s (A)	(s+1) (s)		3	*	7.5.2
	DSUMP	s, d (Q)	(d): Binary coded number of set bits		Ü	3	7.0.2
Decoding data	DECO	s, d, n	Decoding from 8 to 256 bits		4	*	7.5.3
Doodang data	DECOP	3, d, 11	(s) decode 2 Bit	<u> </u>	7	9	7.5.0
Encoding data	ENCO	s, d, n	Encoding from 256 to 8 bits		4	*	7.5.4
Encoding data	ENCOP	-, -,	2 Bit	<u> </u>		9	
7-segment	SEG	s, d	(s) to b0 (d) A		3	7	7.5.5
decoding	SEGP	, -	7SEG		_		3.5

^{*:} The number of program steps depends on the devices used.
Refer to the reference chapter for the accurate number of steps.

Category	Instruction	Variables	Meaning	Execution Condition	Number	of steps	Reference
					Q	Α	
	DIS	s, n, d	The DIS instruction disunites a 16-bit data value to groupings of 4 bits. The data value to be disunited in s, the number of 4-bit groupings in		4	* 9	7.5.6
	DISP		n, and the first number of destination device in d must be specified.				
	UNI	s, n, d	The UNI instruction separates each 4 lowest bits of up to four 16-bit data values and unites their conditions in one		4	* 9	7.5.7
	UNIP		16-bit data value.	_		9	
	NDIS		The NDIS instruction disunites data in devices specified from s1 on to bit groupings with a number of				
Disunite/unite	NDISP	s1, s2, d	bits specified by s2. The disunited bit groupings are stored separately in the device specified by d onwards.				7.5.8
words	NUNI		The NUNI instruction separates bit groupings of a size specified by s2 from devices specified by s1 and		4		7.5.6
	NUNIP	s1, s2, d	unites these bit groupings in one data value. The bit groupings are stored successively from the device specified by d onwards.	_			
	WTOB	- s, n, d	For this instruction the data values in s to be disunited, the number of byte units in n, and the first number of destination				
	WTOBP		device in d must be specified.	_	4		7.5.9
	BTOW	- s, n, d	The initial number of data value in s to be united, the number of byte units n, and destination device in d must				7.0.0
	BTOWP		be specified.	_			
	MAX	s, n, d	The MAX instruction searches for maximum values in 16-bit data blocks. The number of data blocks to be searched				
Search	MAXP		through is specified by n. The greatest value found in s through s+(n-1) is stored in d.				
maximum values in 16-/ 32-bit data	DMAX	s, n, d	The DMAX instruction searches for maximum values in 32-bit data blocks. The number of data blocks to be		4		7.5.10
	DMAXP	5, 11, u	searched through is specified by n. The greatest value found in s through s+(n-1) is stored in d.	_			

^{*:} The number of program steps depends on the devices used. Refer to the reference chapter for the accurate number of steps.

Category	Instruction	Variables	Meaning	Execution Condition	Number	of steps	Reference
					Q	Α	
	MIN	s, n, d	The MIN instruction searches for minimum values in 16-bit data blocks. The number of data blocks to be searched				
Searching minimum	MINP	, ,	through is specified by n. The smallest value found in s through s+(n-1) is stored in d.	_			
values in 16-/ 32-bit data	DMIN		The DMIN instruction searches for minimum values in 32-bit data blocks. The number of data blocks to be		4		7.5.11
	DMINP	1 s, n, d	searched through is specified by n. The smallest value found in s through s+(n-1) is stored in d.				
	SORT		The SORT instruction sorts 16-bit data specified by s1 in ascending or descending order. The number of data to				
Sorting 16-/	SORTP	s1, n, s2, d1, d2	be sorted is specified by n.		6		7.5.12
32-bit data	DSORT		The DSORT instruction sorts 32-data specified by s1 in ascending or descending order. The number of data to				7.5.12
	DSORTP		be sorted is specified by n.	4			
	WSUM	s, n, d	The WSUM instruction calculates the total of 16-bit data blocks in the device specified by s. The result is		4		7.5.13
Calculating totals of 16-/	WSUMP	3, 11, u	stored in the device specified by d and d+1.		4		7.5.15
32-bit BIN data blocks	DWSUM	s, n, d	The DWSUM instruction calculates the total of 32-bit data blocks in the device specified by s and s+1. The		4		7.5.14
	DWSUMP	3, 11, u	result is stored in d through d+3.		7		7.5.14

2.5.6 Structured program instructions

Category	Instruction	Variables	Meaning	Execution Condition	Number	of steps	Reference
					Q	Α	
	FOR	n	The FOR/NEXT loop repeats single program sequences without setting an input condition. The program		2	* 3	7.6.1
Repetition instructions	NEXT		sequence located between the FOR and the NEXT command is repeated for n times.		1	* 1	7.0.1
instructions	BREAK	p, d	The BREAK instruction terminates a FOR/NEXT loop execution and jumps to the pointer/		3		7.6.2
	BREAKP		label specified by p.	_			
	CALL	р	The CALL instruction calls a subroutine program specified by a pointer Pxx in GX		. 2	* 0	7.6.3
	CALLP		Developer or GX IEC Developer			3	
Subroutine	RET		The RET instruction marks the end of a subroutine program.		1	* 1	7.6.4
program calls	FCALL	р	On resetting the execution condition for the FCALL instruction, the contacts and coils in				
	FCALLP		the subroutine program specified in p (pointer/ label) are treated as if the execution condition of the according instruction was not set.		2		7.6.5
Subroutine program calls	ECALL	file name, p	The ECALL instruction calls a subroutine program specified by a pointer address (label)		3		7.6.6
between program files	ECALLP		in a program file specified by a file name.	_			7.0.0
Subroutine program calls between program files	EFCALL	file name, p	On resetting the execution condition for the EFCALL instruction, the contacts and coils in				
	EFCALLP		the subroutine program specified in p (pointer/ label) are treated as if the execution condition of the according instruction was not set.		3		7.6.7
Main/ subprogram switching	CHG		With the input condition set, the CHG instruction enables switching between MAIN and SUB programs.			1	7.6.8

^{*:} The number of program steps depends on the devices used. Refer to the reference chapter for the accurate number of steps.

Category	Instruction Var	Variables	Variables Meaning	Execution Condition	Number of steps		Reference
					Q	Α	
Microcomputer program call	SUB	n	If the input condition is set, the SUB instruction calls the microcomputer program located at the address "n".		3		7.6.9
	SUBP						
Index qualification of entire ladders	IX	s	The IX and IXEND instructions perform index qualification on those devices in the program part located between the IX and IXEND instructions.		2		
	IXEND				1		7.6.10
Designation of qualification values in index qualification of entire ladders	IXDEV		The IXDEV and IXSET instructions read the addresses of the devices in the offset designation area and write these offset numbers to an index table in the device designated by d.	_	1		7.6.11
	IXSET	p, d			3		7.0.11

2.5.7 Data table operation instructions

Category	Instruction	Variables	Meaning	Execution Condition	Number	of steps	Reference
					Q	A	
Write data to a data table	FIFW	s, d	(s) (d) Pointer Pointer + 1 Pointer + 1 Device		- 3	* 7	7.7.1
	FIFWP			_			
Read data entered first from data table	FIFR	s, d	(s) Pointer Pointer - 1 (d)		3	* 7	7.7.2
	FIFRP			_			
Read data entered last from data table	FPOP	s, d	(s) Pointer Pointer - 1 (d) Pointer + 1 Device		- 3		7.7.3
	FPOPP			_			
Delete specified data blocks from data table	FDEL	s, n, d	(s) Pointer Pointer - 1 (d)				
	FDELP		Designated by n		4		7.7.4
Insert specified data blocks in data table	FINS		(s) (d) Pointer Pointer + 1		•		
	FINSP		Designated by n	_			

^{*:} The number of program steps depends on the devices used. Refer to the reference chapter for the accurate number of steps.

2.5.8 Buffer memory access instructions

Category	Instruction	Variables	Meaning	Execution Condition	Number of steps		Reference
					Q	Α	
Reading data from a special function module	FROM	n1, n2, n3, d	The FROM instruction reads 1-word data (16-bit) from the buffer memory of a special function module.		5	* 9	7.8.1
	FROMP						
	DFRO		The DFRO instruction reads 2-word data (32-bit) from the buffer memory of a special function module.				
	DFROP			_			
Writing data to a special function module	то	s, n1, n2, n3	The TO instruction writes 1-word data (16-bit) from the memory of the CPU to the buffer memory of a special function module. The DTO instruction writes 2-word data (32-bit) from the memory of the CPU to the buffer memory of a special function module.		5	* 9	7.8.2
	ТОР						
	DTO						
	DTOP			_			
	FROM, PRC	n1, n2, n3, d (FROM(P)/ DFRO(P)) s, d PRC	The FROM/PRC instruction reads 1-word data (16-bit) from the buffer memory of a remote module.		7/9		7.8.3
Reading data from a remote station	FROMP, PRC			_			
	DFRO, PRC		The DFRO/PRC instruction reads 2-word data (32-bit) from the buffer memory of a remote module.			7/9	
	DFROP, PRC			_			
Writing data to a remote station	TO, PRC	s, n1, n2, n3 (TO(P)/DTO(P)) s, d (PRC)	The TO/PRC instruction writes 1-word data (16-bit) from the memory of the CPU to the buffer memory of a remote module.		* 7/5		7.8.4
	TOP, PRC					* 7/9	
	DTO, PRC		The DTO/PRC instruction writes 2-word (32-bit) data from the memory of the CPU to the buffer memory of a remote module.				
	DTOP, PRC						

^{*:} The number of program steps depends on the devices used. Refer to the reference chapter for the accurate number of steps.

2.5.9 Display instructions

Category	Instruction	Variables	Meaning	Execution Condition	Number	of steps	Reference
					Q	Α	
ASCII character output	PR	s, d	SM701 (Q series/ System Q) set (1): Output of an ASCII character string of 16 characters to an output module. The character string, divided into twice 8 characters, is read from the address area s and output to the outputs specified by d. SM701 (Q series/ System Q) not set (0):		3	* 7	7.9.1
			Output of ASCII character string data up to the character code "00+" in hexadecimal format from the address area s to the outputs specified by d.				
	PRC	s, d	The PRC instruction outputs a comment of a device (in ASCII code) to an output module. If SM701 (Q series/ System Q) is set (1), 16 characters are output; if SM701 is not set (0), 32 characters are output.		3	* 7	7.9.2
	LED	S	The LED instruction reads ASCII data (16 characters) from a specified address area and displays it on a suitable CPU display.		2	* 3	7.9.3
Display of ASCII character and comments	LEDC	s (Q)	The LEDC instruction reads comment data (16 characters) from a specified address area and displays it on a suitable CPU display.		2	* 3	7.9.4
	LEDA	- n	These instructions display an ASCII character string in the LED display of a suitable			* 13	7.9.5
	LEDB		CPU.			.5	
Clear display	LEDR		Resetting annunciators and error displays		1	* 1	7.9.6

^{*:} The number of program steps depends on the devices used. Refer to the reference chapter for the accurate number of steps.

2.5.10 Debugging and failure diagnosis instructions

Category	Instruction	Variables	Meaning	Execution Condition	Number	of steps	Reference
					Q	Α	
	CHKST		The CHKST instruction starts the execution of the CHK instruction. If the execution condition for the CHKST instruction is not set (0), the program step following the CHK instruction will be executed.		1		7.10.1
	CHK (Q)		The CHK instruction supports failure check operations for contact circuits. Once an error occurs within such a circuit, the device in d1 is set and the corresponding error code is stored in d2.				
Failure check	CHK (A)	d1, d2	The CHK instruction supports a failure check in a contact circuit with limit switches. Once an error occurs within such a circuit the device in d1 is set and the corresponding error code is stored in d2.			5	7.10.2
	CHKCIR		The CHKCIR instruction generates error check circuits for the CHK instruction and starts the program section with the generated error check circuits.		1		7.10.3
	CHKEND		End instructions for a program part with generated check circuits.				
Set / reset status	SLT		The SLT instruction executes the temporary storage of specified device data. The data are stored in the status latch memory and can be checked and displayed.		1	1	7.10.4
	SLTR		The SLTR instruction clears the data temporarily stored in the status latch area, and resets (re-enables) the SLT instruction.				
Set / reset	STRA		Set sampling trace				-
sampling trace	STRAR]	Reset sampling trace	_	1	1	7.10.5
	PTRA		Set program trace				
	PTRAR	1	Reset program trace				
Execute/ set/	PTRAEXE		Execute program trace		1		7.10.6
	PTRAEXEP			_			

2.5.11 Character string processing instructions

Category	Instruction	Variables	Meaning	Execution Condition	Number	of steps	Reference
					Q	Α	
	BINDA		The BINDA instruction converts a 16-bit binary value specified by s into a 5-digit decimal value in				
Conversion of 16-/32-bit binary data into	BINDAP	ه م	ASČII code and stores it in the device specified in d.	_	3		7.11.1
decimal values in ASCII code	DBINDA	- s, d	The DBINDA instruction converts 32-bit binary data specified by s into a 10-digit decimal value in		3		7.11.1
	DBINDAP		ASCII code and stores it in the device specified in d.	_			
	BINHA		The BINHA instruction converts 16-bit binary data specified by s into a 4-digit hexadecimal value				
Conversion of 16-/32-bit binary data into	BINHAP	s, d	in ASCII code and stores it in the devices specified by d.		3		7.11.2
hexadecimal values in ASCII code	DBINHA	s, u -	The DBINHA instruction converts 32-bit binary data specified by s into a 8-digit hexadecimal value				7.11.2
	DBINHAP		in ASCII code and stores it in the devices specified by d.				
	BCDDA		The BCDDA instruction converts 4-digit BCD data specified by s into the ASCII format and stores it in the devices specified by d.				
Conversion of 4-/8-digit BCD data into	BCDDAP	s, d		4	3		7.11.3
ASCII code	DBCDDA	, u	The DBCDDA instruction converts 8-digit BCD data specified by s into the ASCII format and stores it		3		7.11.0
	DBCDDAP		in the devices specified by d.				
	DABIN		The DABIN instruction converts the 5-digit decimal ASCII data specified by s into the BIN				
Conversion of decimal ASCII data into BIN 16-/32-bit binary data	DABINP	s, d	16-bit format and stores it in the devices specified by d.		3		7.11.4
	DDABIN	3, u	The DDABIN instruction converts the 10-digit decimal ASCII data		J		7.11.4
	DDABINP		specified by s into the BIN 32-bit format and stores it in the devices specified by d.				

Category	Instruction	Variables	Meaning	Execution Condition		of steps	Reference	
	HABIN		The HABIN instruction converts the 4-digit hexadecimal ASCII data in		Q	Α		
Conversion of hexadecimal ASCII	HABINP	-	the device specified by s into the BIN 16-bit binary format and stores it in the devices specified by d.				744.5	
data into 16-/32-bit binary data		DHABIN	s, d	The DHABIN instruction converts the 8-digit hexadecimal ASCII data specified in the area s into		3		7.11.5
	DHABINP		the BIN 32-bit format and stores it in the devices specified by d.					
	DABCD		The DABCD instruction converts the decimal ASCII data in s into the 4-digit BCD data format and					
Conversion of decimal ASCII data	DABCDP	- s, d	stores it in the devices specified by d.	_	3		7.11.6	
into 4-/8-digit BCD data	DDABCD	5, u	The DDABCD instruction converts the decimal ASCII data specified by s into the 8-digit BCD format				7.11.0	
	DDABCDP		and stores it in the devices specified in d.					
Read-out of	COMRD	s, d	The COMRD instruction reads comment data from the device specified by s and stores it as ASCII		- 3		7.11.7	
comment data	COMRDP		code in the area d.	_				
Detection of character string	LEN	- s, d	The length instruction detects the length of a character string specified in s and stores the result		3		7.11.8	
length	LENP	2, 2	in the device specified by d.					
	STR		The STR instruction adds a decimal point to the BIN 16-bit binary value in the device specified by s2 to					
Conversion of BIN 16-/32-bit binary data into character string data	STRP	- s1, s2, d	the digit specified by the devices s1, converts the data into a character string, and stores it in the area of the devices specified by d.		4		7.11.9	
	DSTR	31, 32, u	The DSTR instruction adds a decimal point to the BIN 32-bit binary value in the device		,		7.11.9	
	DSTRP		specified by s2 to the digit specified by the devices s1, converts the data into a character string, and stores it in the area of the devices specified by d.					

Category	Instruction	Variables	Meaning	Execution Condition	Number	of steps	Reference
			The VAL instruction		Q	Α	
	VAL		converts the character strings stored in the area s into BIN 16-bit data. The				
Conversion of character string data into BIN 16-/ 32-bit binary data	VALP	number of digits and the binary value are stored in d1 and d2.	_	4		7.11.10	
	DVAL	0, 01, 02	The DVAL instruction converts the character strings stored in s into BIN 32-bit data. The number of		,		7.11.10
	DVALP		digits and the binary value are stored in d1 and d2.				
Conversion of floating point data	ESTR		The ESTR instruction converts the floating point data (real numbers) in s1 into character string data.				
into character string data	ESTRP	1 s1, s2, d	The data format of the character string is specified in s2. The result is stored in d.		4		7.11.11
Conversion of character string	EVAL	ه ما	The EVAL instruction converts the character string in s into a decimal floating point number (real		3		7.11.12
data into decimal floating point data	EVALP	s, d	number). The result is stored in d.		3		7.11.12
Conversion of	ASC	s, n, d	The ASCII instruction converts the 16-bit binary data stored from s onwards into the				
16-bit data into ASCII code (Q)	ASCP		hexadecimal ASCII format and stores the result considering the number of characters specified by n from d onwards.		4		7.11.13
Conversion of alphanumerical character strings into ASCII code (A)	ASC	d	The ASC instruction converts alphanumerical character strings with up to 8 characters into the ASCII code. The result is stored from d onwards.			* 13	7.11.14
Conversion of hexadecimal	HEX		The HEX instruction converts the hexadecimal ASCII characters from s onwards into binary				
ASCII values into binary values	HEXP	s, n, d	values. The number of characters to be converted is specified by n. The result is stored from d onwards.		4		7.11.15
Extraction of character string	RIGHT	o n d	The RIGHT instruction stores n characters from the right side of the character string (end of				
data (right part of character string)	RIGHTP	s, n, d	character string) in s. The characters are stored in d.	_	4		7 11 10
Extraction of character string	LEFT	o n d	The LEFT instruction stores n characters from the left side of the character string		4		7.11.16
data (left part of character string)	LEFTP	s, n, d	(beginning of character string) in s. The characters are stored in d.				

Category	Instruction	Variables	Meaning	Execution Condition	Number		Reference
					Q	Α	
Selecting and moving parts of	MIDR	s1, s2, d	The MIDR instruction stores a specified part of the character string stored in s. The first character of				
	MIDRP	31, 32, u	the part to be stored is specified in s2.	_			
character strings into a character string	MIDW		The MIDW instruction stores a part of specified length of the character string stored in s1 in the		4		7.11.17
	MIDWP	s1, s2, d	area specified in d. The first address of the storage area in d is specified in s2.				
Search for	INSTR	e1 e2 n d	s1, s2, n, d The INSTR instruction searches the character string specified in s1 within the character string data specified by s2. The search begins with the character specified in n.		5		7.11.18
character strings	INSTRP	51, 52, 11, U			3		7.11.10
Floating point data	EMOD		The EMOD instruction calculates the BCD format from the floating point number (real number) in				7.44.40
conversion with BCD representation	EMODP	s1, s2, d1	s1 considering the decimal point shift to the right specified in s2. The result is stored in d1.		4		7.11.19
BCD data conversion with decimal floating point format	EREXP		The EREXP instruction calculates the decimal format of the floating point data (real number) from				
	EREXPP	s1, s2, d1	the floating point data in BCD format in s1, considering the decimal places specified in s2. The result is stored in d1.		3		7.11.20

^{*:} The number of program steps depends on the devices used. Refer to the reference chapter for the accurate number of steps.

2.5.12 Special function instructions

Category	Instruction	Variables	Meaning	Execution Condition	Number	of steps	Reference
					Q	Α	
Sine	SIN	s, d	$\begin{array}{c} SIN(s+1, s) \longrightarrow \\ (d+1, d) \end{array}$		3		7.12.1
calculation	SINP	5 , 5		_	J		7.12.1
Cosine	cos	- s, d	$\begin{array}{c} COS(s+1, s) \longrightarrow \\ (d+1, d) \end{array}$		3		7.12.2
calculation	COSP	5, 3			Ü		, , , _ ,
Tangent	TAN	- s, d	$\begin{array}{c} TAN(s+1, s) \longrightarrow \\ (d+1, d) \end{array}$		3		7.12.3
calculation	TANP	, u		_	J		7.12.0
Arcus sine	ASIN	- s, d	$\begin{array}{c} SIN^{-1}(s+1, s) \longrightarrow \\ (d+1, d) \end{array}$		3		7.12.4
calculation	ASINP	, u		_			7.12.4
Arcus cosine	ACOS	s, d	$\begin{array}{c} COS^{-1}(s+1, s) \longrightarrow \\ (d+1, d) \end{array}$		3		7.12.5
calculation	ACOSP	5 , 5			J		7.12.0
Arcus tangent	ATAN	- s, d	$TAN^{-1}(s+1, s) \longrightarrow (d+1, d)$		3		7.12.6
calculation	ATANP	J, J			J		7.12.0
Conversion from degrees	RAD	s, d	(s+1, s) → (d+1, d) Conversion from degrees into radian		3		7.12.7
into radian	RADP	J, J			J		7.12.7
Conversion from radian	DEG	- s, d	(s+1, s) → (d+1, d) Conversion from radian into degree		3		7.12.8
into degree	DEGP	-, -			J		7.12.0
Square root	SQR	- s, d	$\sqrt{(s+1, s)} \longrightarrow (d+1, d)$		3		7.12.9
calculation	SQRP	, u			J		7.12.0

Category	Instruction	Variables	Meaning	Execution Condition	Number	of steps	Reference
					Q	Α	
Floating point value as	EXP	s, d	$e^{(s+1, s)} \longrightarrow (d+1, d)$		3		7.12.10
exponent of e	EXPP	, u		_			7.12.10
Logarithm (natural)	LOG	s, d	$LOG e(s+1, s) \longrightarrow (d+1, d)$		3		7.12.11
calculation	LOGP	. 3, u		4	J		7.12.11
Randomize	RND	d	Stores the generated random value in d.		3		
value	RNDP	, u		1	3		7.12.12
Update	SRND	s	Updates the series of random values stored in s.		3		7.12.12
random values	SRNDP				3		
Square root calculation from	BSQR	s, d	$\sqrt{(s)} \rightarrow (d) + 0$ Integer		3		
4-digit BCD data	BSQRP	, s, u	+1 Decimal place	1	3		7.12.13
Square root calculation from	BDSQR	s, d	$ \sqrt{(s+1, s)} \rightarrow (d) + 0 \text{Integer} $		3		7.12.10
8-digit BCD data	BDSQRP	5 , 3	+1 Decimal place	_	ŭ		
Sine calculation	BSIN	s, d	$\sin(s) \rightarrow (d) + 0$ Sign character		3		7.12.14
from BCD data	BSINP	, u	+1 Integer +2 Decimal place	4	Ü		7.12.14
Cosine calculation	BCOS	s, d	$cos(s) \rightarrow (d) + 0$ Sign character		3		7.12.15
from BCD data	BCOSP	-, -	+1 Integer +2 Decimal place		Ĭ		20
Tangent calculation	BTAN	s, d	$tan (s) \rightarrow (d) + 0$ Sign character		3		7.12.16
from BCD data	BTANP	5, 4	+1 Integer +2 Decimal place		J		7.12.10

Category	Instruction	Variables	Meaning	Execution Condition	Number	of steps	Reference
					Q	Α	
Arcus sine calculation	BASIN	s, d	$\sin^{-1}(s) \rightarrow (d) + 0$ Character sign		3		7.12.17
from BCD data	BASINP	3 , 3	+1 Integer +2 Decimal place	_	,		7.12.17
Arcus cosine calculation	BACOS	s, d	$\cos^{-1}(s) \rightarrow (d) + 0$ Character sign		3		7.12.18
from BCD data	BACOSP	s, u	+1 Integer +2 Decimal place	1	J		7.12.10
Arcus tangent calculation	BATAN	s, d	$\tan^{-1}(s) \rightarrow (d) + 0$ Character sign		3		7.12.19
from BCD data	BATANP	, o, u	+1 Integer +2 Decimal place		,		7.12.13

2.5.13 Data control instructions

Category	Instruction	Variables	Meaning	Execution Condition	Number	of steps	Reference
					Q	Α	
	LIMIT		If (s3)<(s1) the data value in s1 is stored in d. If (s1)≤(s3)≤(s2)				
	LIMITP	s1, s2, s3, d	the data value in s3 is stored in d. If (s2)<(s3) the data value in s2 is stored in d.	_			
Upper and lower limit controls for BIN 16-/32-bit	DLIMIT		If ((s3)+1, s3)<((s1)+1, s1) the data value in ((s1)+1, s1) is		5		7.13.1
data	DLIMITP	s1, s2, s3, d	stored in $(d+1, d)$. If $((s1)+1, s1) \le$ ((s3)+1, s3) < ((s2)+1,s2) the data value in ((s3)+1, s3) is stored in $(d+1, d)$. If $((s2)+1, s2) <$ ((s3)+1, s3) < ((s2)+1, s2) the data value in ((s2)+1, s2) is stored in $(d+1, d)$.				
	BAND	s1, s2, s3, d	If $(s1) \le (s3) \le (s2)$ $0 \to (d)$ If $(s3) < (s1)$				
	BANDP	31, 32, 30, u	$(s3) \rightarrow (s1) \rightarrow (d)$ If $(s2) < (s3)$ $(s3) \rightarrow (s2) \rightarrow (d)$				
Dead band controls for BIN 16-/32-bit data	DBAND		If $((s1)+1, s1) \le ((s3)+1, s3)$ $\le ((s2)+1, s2)$ $0 \to (d+1, d)$		5		7.13.2
	DBANDP	s1, s2, s3, d	If ((s3)+1, s3)<(s1+1, s1) ((s3)+1, s3)-((s1)+1, s1) →(d+1, d) If ((s2)+1, s2)<((s3)+1, s3) ((s3)+1, s3)-((s2)+1, s2) →(d+1, d)				
	ZONE	1 .0 .0 .1	If s3=0: $0 \to (d)$ If s3>0:				
Zone control for BIN 16-/32-bit data	ZONEP	s1, s2, s3, d	$\begin{array}{c} s3 + s2 \rightarrow (d) \\ \text{If } s3 < 0: \\ s3 \rightarrow s1 \rightarrow (d) \end{array}$	_	_		
	DZONE	1 1 20 20 1	If $((s3)+1, s3)=0$ $0 \rightarrow (d+1, d)$ If $((s3)+1, s3)>0$ ((s3)+1, s3)+((s2)+1, s2)		5		7.13.3
	DZONEP	s1, s2, s3, d	(s3)+1, s3)<0 ((s3)+1, s3)+((s1)+1, s1) →(d+1, d)				

2.5.14 File register switching instructions

Category	Instruction	Variables	Meaning	Execution Condition	Number of steps		Reference
					Q	Α	
instruction for file register	RSET	s	The RSET instruction switches from a file register block being in use by a program to a file register block with		2		7.14.1
	RSETP	1	file register block with the number specified by s.		1		
Switch instruction for	QDRSET		The QDRSET instruction switches from a file register file being in use by a program to a file register file specified by s.		* 2		7.14.2
file register files	QDRSETP				+ n		7.17.2
Switch instruction for	QCDSET	s	The QCDSET instruction switches from a comment file being in use by a		* 2		7.14.3
comment files	QCDSETP		program to a comment file specified by s.		+ n		7.14.3

^{*:} n = (number of program name characters)/2 = Number of additional steps (Decimal fractions are rounded up)

2.5.15 Clock instructions

Category	Instruction	Variables	Meaning	Execution Condition	Number	of steps	Reference
					q	Α	
Reading	DATERD	d	QnA CPU clock → d+0		2		7.15.1
clock data	DATERDP		d+3 Hour d+4 Minute d+5 Second d+6 Weekday	_			
Writing	DATEWR	s	s+0 Year → QnA CPU clock s+1 Month s+2 Day		2		7.15.2
clock data	DATEWRP		s+3 Hour s+4 Minute s+5 Second s+6 Weekday		2		7.13.2
Adding	DATE+	s1, s2, d	s1 s2 d		4		7.15.3
clock data	DATE+P		Minute Second + Minute Second Second		4		7.15.5
Subtracting	DATE-	s1, s2, d	s1 s2 d		4		7.15.4
clock data	DATE-P		Minute Second Second Minute Second	_	7		7.10.4
Changing clock data format from	SECOND	s, d	s d Hour → Second				
hh:mm:ss to seconds	SECONDP		Minute Second		3		7.15.5
Changing clock data format from	HOUR	s, d	s d Hour Hour		3		7.13.3
seconds to hh:mm:ss	HOURP		Second From Minute Second				

2.5.16 Peripheral device instructions

Category	Instruction	Variables	Meaning	Execution Condition	Number	of steps	Reference
					Q	Α	
Output of messages to peripheral devices	MSG	s	The MSG instruction outputs a character string stored in a device specified from s to a peripheral device specified in terminal mode.		2		7.16.1
Key input of data from peripheral devices	PKEY	d	The key input data (characters) are read from the peripheral device specified in terminal mode and written in ASCII format to the devices specified in d.		2		7.16.2

2.5.17 Program instructions

Category	Instruction	Variables	Meaning	Execution Condition	Number	of steps	Reference
					ø	Α	
Switching programs into stand-by mode	PSTOP	s	The PSTOP instruction sets the program specified by the device in s into the stand-by		2		7.17.1
	PSTOPP		mode.		1		
Switching programs into stand-by mode	POFF	s	The POFF instruction sets the program specified by the device in s into the stand-by		2		7.17.2
and reset of outputs	POFFP		mode and resets the outputs addressed by the program.	_	_		7.17.2
Switching	PSCAN		The PSCAN instruction sets the program specified by the device in s into the scan		3		
programs into scan execution mode	PSCANP	s	execution mode. In this mode the program is only executed once during one program scan.				7.17.3
Switching programs into	PLOW	s	The PLOW instruction sets the program specified by the device in s into the low-speed		3		7.17.4
low-speed execution mode	PLOWP		execution mode.		0		7.17.4

^{*:} n = (number of program name characters)/2 = Number of additional steps (Decimal fractions are rounded up)

2.5.18 Other instructions

Category	Instruction	Variables	Meaning	Execution Condition	Number	of steps	Reference
					Q	Α	
Reset watchdog timer	WDT		The WDT instruction resets the watchdog timer (WDT) during execution of a sequence		. 1	1	7.18.1
	WDTP		program.				
Set and reset	STC		The carry flag stores the carry (0 or 1) of rotation and shift operations.	_		1	7.18.2
carry flag	CLC		The carry flag is reset after the execution of the CLC instruction.	4		'	7.10.2
Preset number of execution scans	DUTY	n1, n2, d	(d)	_	4	7	7.18.3
Direct read of	ZRRDB	n, d	0 Lower 8 bits ZR0 1 Higher 8 bits ZR1		3		7.18.4
one byte	ZRRDBP	•	3 Higher 8 bits n 8 bits (d)	_			
Direct write of	ZRWRB		(s) 0 Lower 8 bits 2R0 1 Higher 8 bits 2 Lower 8 bits 2R1		3		7.18.5
one byte	ZRWRBP	n, s	2 Lower 8 bits Higher 8 bits 8 bits		3		7.16.5
Storing of an indirect adress	ADRSET	s, d	Stores the indirect adress of the device designated by s at d and d+1. This adress is used		3		7.18.6
mancot adress	ADRSETP		when a indirect device read is performed.				
Numerical key input from keyboard	KEY	s, n, d1, d2	The KEY instruction supports the key input of 8 ASCII characters at the inputs specified by s (X). The values entered at the inputs are encoded in hexadecimal format and stored in the devices specified by d1.		5		7.18.7
Batch save of index register	ZPUSH	d	The ZPUSH instruction saves the contents of the index registers Z0 through Z15 in d.		. 3		7.18.8
contents	ZPUSHP				_		

Batch recovery of index	ZPOP	d	The ZPOP instruction recovers the contents of the index registers Z0 through Z15 in d.		3	7.18.9
register contents	ZPOPP	a l	g. = 10	_		7.10.0
Batch write of data to	EROMWR	s, n, d1,d2	The EROMWR instruction writes the number specified by n of data words stored in the		6	7.18.10
EEPROM register	EROMWRP	3, 11, u 1,uz	device specified by s to an EEPROM file register specified by d1.		0	7.13.10

2.6 Data link instructions

2.6.1 Network refresh instructions

Category	Instruction	Variables	Meaning	Execution Condition			Reference
					Q	Α	
Network refresh	ZCOM	Jn	Data refresh in network modules		6		8.5.1
instructions	ZOOW	Un	modalos		0		0.0.1

2.6.2 Dedicated data link instructions

Category	Instruction	Variables	Meaning	Execution Condition	Number of steps		Reference
					Q	Α	
	READ	Jn, s1, s2, d1, d2	Reading word device data from another		11		8.6.1
	TILAD	Un, s1, s2, d1, d2	station				0.0.1
		Jn, s1, s2, d1, d2, d3					
	SREAD	Un, s1, s2, d1, d2, d3			13		8.6.2
	WRITE	Jn, s1, s2, d1, d2	Writing word device data to another station		12		8.6.3
	VVNIIL	Un, s1, s2, d1, d2			12		0.0.3
		Jn, s1, s2, d1, d2, d3					
	SWRITE	Un, s1, s2, d1, d2, d3			13		8.6.4
Dedicated	SEND	Jn, s1, s2, d	Sending data to other stations		10		8.6.5
data link instructions	SEND	Un, s1, s2, d			10		6.0.5
		Jn, s, d1, d2	Receiving sent data from other stations				
	RECV	Un, s, d1, d2	or receives the data sent via the SEND instructionn		9		8.6.6
	REQ	Jn, s1, s2, d1, d2	Request data from other stations		10		8.6.7
	nLQ	Un, s1, s2, d1, d2	oldiione		10		0.0.7
	71.150	Jn, s1, s2, d	Reading data from special function				
	ZNFR	Un, s1, s2, d	modules in remote I/O stations		9		8.6.8
	ZNTO	Jn, s1, s2, d	Writing data to special function modules in		9		8.6.9
	2.110	Un, s1, s2, d	remote I/O stations				0.0.0

2.6.3 A series compatible data link instructions

Category	Instruction	Variables	Meaning	Execution Condition	Number of steps		Reference
					Q	Α	
	J.ZNRD	Jn, n1, s, n2, d1, d2	Read QnA data from object stations in object networks		12		8.7.1
	JP.ZNRD	311, 111, 3, 112, U1, U2	Read data from local stations		12		0.7.1
	J.ZNWR	Jn, n1, s, n2, d1, d2	Write QnA data to object stations in object networks		12		8.7.2
A series compatible	JP.ZNWR		Write data to local stations		12		
data link instructions	LRDP	s, n1, n2, d	A series only: Read data from local stations			11	8.7.3
	LWTP	Jn, s, d1, d2	A series only: Write data to local stations			11	8.7.4
	RFRP	n1, n2, n3, d	Reading data from a special function module		9	11	8.7.5
	G.RFRP	Un, n1, n2, d1, d2	in a remote station		9	11	0.7.5
	RTOP	s, n1, n2, n3	Writing data to a special function module in a		9	11	8.7.6
	G.RTOP	Un, n1, s, n2, d1	remote station		9	11	0.7.0

2.6.4 Read/Write routing information

Category	Instruction	Variables	Meaning	Execution Condition	Number of steps		Reference
					Q	Α	
Read/Write routing information	Z.RTREAD		The RTREAD instruction reads the routing information from the destination network				
	ZP.RTREAD	n, d	specified by n. The routing information is stored in routing parameters. The read routing information is stored from d onwards.	_	7		8.8.1
	Z.RTWRITE	s, n	The RTWRITE instruction writes the routing information to the destination network		8		8.8.2
	ZP.RTWRITE	3, 11	specified by n. The read routing information is stored from s on.	_	U		0.0.2

2.7 Instructions for System Q CPUs

2.7.1 Reading of module informations

Category	Instruction	Variables	Meaning	Execution Condition	Number	of steps	Reference
					ø	Α	
Reading module information	UNIRD		Reads the module information stored in the area starting from the I/O No. designated by n1 and stores it in the				
	UNIRDP	n1, d, n2	n1 and stores it in the area starting from the device designated by d. The number of points is designated by n2.		4		9.1.1

2.7.2 Debugging and failure diagnosis instructions

Category	Instruction	Variables	Meaning	Execution Condition	Number of steps		Reference
					Q	A	
Trace set	TRACE		Stores trace data set at a peripheral device to trace file in IC memory card by the designated number when SM800, SM801, and SM802 turns ON.	_	1		9.2.1
Trace reset	TRACER		Resets the data set by the TRACE instruction	<u>_</u>	1		9.2.1

2.7.3 Writing to and reading from a file

Category	Instruction	Variables	Meaning	Execution Condition	Number	of steps	Reference
					ø	Α	
Writing data to a designated file	SP.FWRITE	u0, s0, d0, s1, s2, d1	Writes data to a designated file		11		9.3.1
Reading data from a designated file	SP.FREAD	u0, s0, d0, s1, d1, d2	Reads data from a designated file		11		9.3.2

2.7.4 Program instructions

Category	Instruction	Variables	Meaning	Execution Condition	Number	of steps	Reference
					Q	Α	
Loading program from memory	PLOADP	s, d	Transfers the program stored in a memory card or standard memory card (other than drive 0) to drive 0 und places the program in standby status.		3		9.4.1
Unloading program from program memory	PUNLOADP	s, d	Deletes the standby program stored in standard memory (drive 0)		3		9.4.2
Load and unload	PSWAPP	s1, s2, d	Deletes standby program stored in standard memory (drive 0) designated by s1. Then the program (s2) stored in a memory card or standard memory (other than drive 0) is transfered to drive 0 and placed in standby status.		4		9.4.3

The instructions are only available within the GX Developer. The GX IEC Developer does not support the file system.

2.7.5 Data transfer instructions

Category	Instruction	Variables	Meaning	Execution Condition	Number	of steps	Reference
					ø	Α	
Highspeed block transfer	RBMOV	s, d, n	(s) (d)		4		9.5.1
of file register	RBMOVP	s, d, n	n	_	4		9.5.1

2.7.6 Instructions for data exchange in a multi-CPU system

Category	Instruction	Variables	Meaning	Execution Condition	Number of steps		Reference
					Q	Α	
Write to CPU	S.TO	o1 o2 o2 o4 d	Writes data from device memory to the shared memory of the same CPU (which is executing the S.TO instruction).		5		9.6.1
memory	S.TOP				5		9.0.1
Read from the shared	FROM	n1 n0 n0 d	Reads data from the shared memory of another CPU and stores the data in the device memory of the CPU performing the FROM instruction.		5		0.6.0
memory of another CPU	FROMP	n1, n2, n3, d			5		9.6.2
Automatic refresh of CPU shared memory	СОМ	_	Performs the automatic refresh of the intelligent function module, general data processing and the multi-CPU shared memory.		1		6.7.3

2.8 Dedicated instructions for Q4ARCPU

2.8.1 Instructions for mode setting

Category	Instruction	Variables	Meaning	Execution Condition	Number	of steps	Reference
					Q	Α	
Setting of the start up mode	SGMODE	s1, s2	Selection between inital start mode and hot start mode				10.1.1
Setting of the operation mode when the CPU is changed	CGMODE	s	Selection of the action during switching from the control system to the standby system				10.1.2

2.8.2 Data transfer instructions

Category	Instruction	Variables	Meaning	Execution Condition	Number	of steps	Reference
					Q	Α	
Data tracking instruction	TRUCK	s	Transfer of device memory from the CPU of the control system to the CPU of the standby system				10.2.1
Buffer memory batch refresh instruction	SPREF	s	Batch transfer of data in and out of the buffer memory of special function modules				10.2.2

2.9 Instructions for special function modules

2.9.1 Instructions for serial communication modules

Category	Instruction	Variables	Meaning	Execution Condition	Number	of steps	Reference
					Q	Α	
Reading of data from a serial commu- nication module	BUFRCVS	"Un", n1, d1	Reading of received data from a serial communi- cation module QJ71C24 to the PLC CPU in an interrupt program.				11.1.1
Reading of user regis-	GETE	Un, s1, s2, d	User registered frames are read from a serial communication module	厂			11.1.2
tered frames	GETEP						
Registration or deletion of	PUTE	Un, s1, s2, d	User frames are registered to or deleted from a serial communication module				11.1.3
user frames	PUTEP			_			
Transmission of data	PRR	Un, s, d	Sending of data via the serial communication module using user				11.1.4
	PRRP		frames				

2.9.2 Instructions for PROFIBUS/DP interface modules

Category	Instruction	Variables	Meaning	Execution Condition	Number	of steps	Reference
					Q	Α	
Reading of data	BBLKRD	"Un", n1, n2, d	Data is read from the buffer memory of a PROFIBUS/DP interface				11.2.1
Julia	BBLKRDP		module and stored in the PLC CPU				
Writing of data	BBLKWR	"Un", n1, n2, s	Data stored in the PLC CPU is written to the buffer memory of a				11.2.2
BBLKWR			PROFIBUS/DP interface module				

2.9.3 Instructions for ETHERNET interface modules

Category	Instruction	Variables	Meaning	Execution Condition		of steps	Reference
					Q	Α	
Dooding from	BUFRCV	"Un", s1, s2, d1, d2	Data received during fixed buffer communica-				11.3.1
Reading from fixed buffer	BUFRCVS	"Un", s1, d1	tion is read from the ETHERNET interface module				11.3.2
Writing to fixed buffer	BUFSND	"Un", s1, s2, s3, d1	Data stored in the PLC CPU is moved to a fixed buffer of an ETHERNET interface module				11.3.3
Open connection	OPEN	"Un", s1, s2, d1	Open processing for a connection				11.3.4
Close connection	CLOSE	"Un", s1, s2, d1	Close processing for a connection	_			11.3.5
Error clear	ERRCLR	"Un", s1, d1	Error codes stored in the buffer memory of the ETHERNET interface module are cleared and the "ERR." LED is switched off.	_			11.3.6
Reading of an error code	ERRRD	"Un", s1, d1	Error codes stored in the buffer memory of the ETHERNET interface module are read to the PLC CPU				11.3.7
Re-initializa- tion	UINI	"Un", s1, d1	Re-initial processing of an ETHERNET interface module				11.3.8

2.9.4 Instruction for MELSECNET/10

Category	Instruction	Variables	Meaning	Execution Condition	Number	of steps	Reference
					Q	A	
Pairing setting	PAIRSET	Jn, s1	Setting of stations for duplex network				11.4.1

2.9.5 Instructions for CC-Link

Category	Instruction	Variables	Meaning	Execution Condition	Number	of steps	Reference
					ø	Α	
Parameter setting	RLPA	n, d1, d2		Л		23	11.5.1
(A series)	RLPA_P		Transfer of the parameter settings to the	_			
Parameter setting	RLPASET	Un, s1 to s5, d1	master station of CC- Link			_	11.5.2
(System Q)	RLPASET_P						
Setting of automatic refresh	RRPA	n, d	Setting of the devices on which automatic refresh will be performed between the master/local			20	11.5.3
parameter (A series)	RRPA_P	module and the CPU	module and the PLC				
Reading from the buffer memory or from the	RIRD	n1, n2, d1, d2				26	11.5.4
device mem- ory of a CPU (A series)	RIRD_P		Data is read from the buffer memory of another stations CC-Link				
Reading from the buffer memory or from the device	RIRD	Un, s, d1, d2	module or from the device memory of that stations PLC CPU		8		11.5.5
memory of a CPU (QnA series and System Q)	RIRD_P	3., 3, 3., 3.		_			
Writing to the buffer memory or to the device mem-	RIWT	n1, n2, d1, d2	Data is written to the buffer memory of another stations CC-Link module or to the device		_	26	11.5.6
ory of a CPU (A series)	RIWT_P		memory of that stations PLC CPU				


Category	Instruction	Variables	Meaning	Execution Condition	Number	of steps	Reference
					Q	Α	
Writing to the buffer memory or to the device memory of a	RIWT	Un, s, d1, d2	Data is written to the buffer memory of another stations CC-Link module or to the device		8		11.5.7
CPU (QnA series, System Q)	RIWT_P		memory of that stations PLC CPU				
Reading from an intelligent device station	RICV	n1, n2, d1, d2, d3			_	29	11.5.8
(A series)	RICV_P		Data is read with hand- shake from the buffer memory of an intelligent	4			
Reading from an intelligent device station	RICV	Un, s1, s2, d1, d2	device station con- nected to CC-Link	Л	10		11.5.9
(QnA series, System Q)	RICV_P			_			
Writing to an intelligent device station	RISEND	n1, n2, d1, d2, d3	Data is written with hand- shake to the buffer mem-		_	29	11.5.10
(A-Serie)	RISEND_P			_			
Writing to an intelligent device station	RISEND	Un, s1, s2, d1, d2	ory of an intelligent device station con- nected to CC-Link		10	_	11.5.11
(QnA-Serie, System Q)	RISEND_P			_			
Writing to automatic updating	RITO	n1, n2, n3, n4, d1	Data is moved from the		_	29	11.5.12
buffer memory (A series)	RITO_P		device memory of the PLC CPU to the automatic updating buffer				
Writing to automatic updating buffer memory	RITO	Un, n1, n2, n3, d	memory of the master station. This data is then transferred to another station connected to CC-Link.		9		11.5.13
(QnA series, System Q)	RITO_P						

Category	egory Instruction Variables Meaning Execution Condition			Reference			
					Q	Α	
Reading from automatic updating buf-	RIFR	n1, n2, n3, n4, d1	Data transmitted from another station to the automatic updating buffer memory of the master station is moved to the device memory of the PLC CPU.		_	29	11.5.14
fer memory (A series)	RIFR_P			_			
Reading from automatic updating buf- fer memory (QnA series, System Q)	RIFR	Un, n1, n2, n3, d			9	_	11.5.15
	RIFR_P						

3 Configuration of Instructions

3.1 The structure of an instruction

Most of the instructions consist of an instruction part and a device part. Other instructions do not require a device part and thus only consist of the instruction part.



Instruction part

The instruction part describes the functions of the instruction.

PLUS

Addition

Device part

The device part describes the constants or variables to be specified. The device part can comprise three items: the source of data (s), the destination of data (d), and the number (n).

3.1.1 Source of data (s)

- The data source designates the devices to be processed by the instruction. For 16-bit instructions the notation of the data source is s. For 32-bit instructions its notation is s+1 and s.
- Within the data source constants or variables can be specified.

Constants

Constants specify a constant numerical value to be processed by the instruction. This value is constantly set by the user written program and cannot be altered during program execution. It is recommended to index qualify each variable to be used as constant.

Variables

Variables specify a device storing data to be processed by the instruction (also refer to chapter 3.4).

Before an instruction is executed, the data must be stored in the device. The data stored in variables can be altered during program execution.

3.1.2 Destination of data (d)

• The data destination designates the devices to store the data after being processed by the instruction.

For 16-bit instructions the notation of the data destination is d.

For 32-bit instructions its notation is d+1 and d.

However, some instructions with 2 devices require a value to be processed stored in the data destination d before the instruction is executed. In this case, the result of the operation will be stored in the same device as well.

Example:

The addition instruction for BIN 16-bit data. Here, d first stores data for the operation and then the operation result:


• A device for the storage of data has always to be set as data destination.

3.1.3 Number (n)

• The number n specifies how many devices are to be used or how often an instruction is to be executed.

Example:

The BMOV instruction for block data transfer:



• The value n may range from 0 to 32767. If n is specified 0, the instruction will not be executed.

3.2 **Notation of instructions**

From the notation certain characteristics of the instructions can be derived.

3.2.1 16/32-bit and pulse

SORT 16 bit processing


SORTP 16 bit processing with pulse

DSORT 32 bit processing


DSORTP 32 bit processing with pulse

3.2.2 **MELSEC** and IEC

The GX IEC Developer includes several editors for the instructions:



Within these editors the instructions are represented in different notations.




For the selection of an instruction in the GX IEC Developer this dialog box will appear. Depening on the selected library different instructions can be chosen: ALL: MELSEC and IEC instructions

Project: Functions and Function Blocks

created by the user

Manufacturer: MELSEC instructions

Standard: IEC instructions



For example, this dialog box will appear when the the manufacter library is selected. This listing contains the "adapted" MELSEC instructions.

The functions of the "pure" and "adapted" instructions are identical. Only their notation differs.

Legend of the extensions within the IEC editor:

Extension in IEC Editor	Meaning
_M	MELSEC instruction
_P_M	Pulse execution of an instruction
_MD	Dedicated MELSEC instruction (also refer to chapter 3.3)
_P_MD	Pulse execution of a dedicated instruction
_K_MD	Use of a constant in a dedicated instruction
_K_P_MD	Use of a constant and pulse execution in a dedicated instruction.
_S_MD	Dedicated MELSEC instruction for System Q CPUs
_P_S_MD	Pulse execution of a dedicated MELSEC instruction for System Q CPUs

3.2.3 Further characteristics of the instruction notation

The table below contains the symbols that represent several functions within the MELSEC editor. The column on the right shows the according instruction names within the IEC editor.

Example:

MELSEC editorIEC editor LD\$>LD_STRING_GT_M

MELSEC Editor	IEC Editor	
\$	STRING	
=	EQ	
<>	NE	
<=	LE	
<	LT	
>=	GE	
>	GT	
+	PLUS	
-	MINUS	
х	MULTI	
/	DIVID	

3.2.4 Specification of the notation

The chapters 5 through 8 that give a detailed description of the instructions contain illustrations of both editors, i.e. both notations. The header line contains the "pure" MELSEC instruction as it occurs in the MELSEC instruction list.

NOTE The tabular overview at the beginning of each instruction category always represents both notations.


3.3 Programming of dedicated instructions

The dedicated instructions are customised instructions that do not only differ in notation from the pure MELSEC instructions. They also require a particular programming technique for the different CPUs.

In order to obtain the functions of the FLOAT_MD instruction as well in the MELSEC editor of an A series CPU a certain procedure is required. In the MELSEC editor the FLOAT_MD instruction has to be programmed in combination with the LEDA, LEDC, LEDR instructions. In the IEC editors the dedicated instructions can be programmed as usual.


Example:

Programming of the FLOAT_MD instruction (common execution 16-bit)



Example:

Programming of the FLOAT_P_MD instruction (pulse execution 16-bit, use of a constant in device s)



Refer to the following manuals for further information on the programming of dedicated instructions:

- GX IEC Developer Reference Manual
- Programming Manual (Dedicated Instructions)

3.4 Programming of variables

3.4.1 Programming with the GX IEC Developer

The majority of instructions besides the instruction part also require a device part with specified variables. These variables contain the values for the execution of the instruction.

According to the selected editor in the GX IEC Developer a different method of programming of the variables is required.

In the MELSEC editor:

The data registers D100 and D10 can be assigned directly to the variable designation D100 and D10.

The connected PLC automatically detects that the following devices are designated:

D100=D100 and D101 D10=D10, D11, D12, D13


In the IEC editor:

In the IEC editor direct devices can only be entered, if actually only this device is to be designated.

Example: AND D10


Before a DWSUMP_M instruction can be processed, the variables have to be defined in the header of the program organisation unit (POU).

Example: Header of the IEC AWL



var_D100 and var_D10 are entered here as identifiers. The PLC actually does not assign the devices D100 and D10 but inernally allocates free register areas for the variables.

Example: DWSUMP



The variable var_D100 is of type DINT (32-bit). The variable var_D10 is of type ARRAY. The array contains four 16-bit registers of type INT (also refer to chapter 3.5.2 "Adressing of arrays and registers in the GX IEC Developer").

Specification of the notation

The designation var_D100 or var_D10 in the screenshots indicate that not direct devices are designated but identifiers. In these cases the variable definition is compulsory! If an instruction can only be programmed over a variable definition this is explicitly noted.

NOTE

As identifier any name can be entered (e.g. Motor 1, Indicator). The names var_D100 or var_D10 were selected here for a clear comparison to the programming in the MELSEC editor.

The table of variables at the beginning of any instruction gives an overview of the data types of the devices for each instruction (the example shows the DWSUM instruction 7.5.14).

Variables

Set Data	Mooning	Data Type	
	Meaning	MELSEC	IEC
s	First number of device storing data to be added.	BIN 32-bit	ANY32
d	First number of device storing result.	BIN 64-bit	Array [14] of ANY16
n	Number of data blocks to be added.	BIN 16-bit	ANY16

3.4.2 Programming with the GX Developer

The data registers D100 and D10 can be assigned directly to the variable designation D100 and D10.

The connected PLC automatically detects that the following devices are designated:

D100=D100 and D101 D10 = D10, D11, D12, D13


3.5 Data types

The data type determines the number and processing of bits as well as the value range of the variables.


The following data types exist:

Data Type		Value Range	Number of bits	Applicable type of CPU
BOOL	Boolean	0 (FALSE), 1 (TRUE)	1 bit	
INT	INTEGER	-32.768 through 32.767	16 bits	
DINT	Double INTEGER	-2.147.483.648 through 2.147.483.647	32 bits	A series Q series
WORD	Bit string 16	0 through 65.535	16 bits	System Q
DWORD	Bit string 32	0 through 4.294.967.295	32 bits	
REAL	Floating point number	3.4 +/- 38 (7 digits)	32 bits	
TIME	Time value	T#-24d-0h31m23s648.00ms through T#24d20h31m23s647.00ms	32 bits	Q series System Q
STRING	Character string	max. 50 characters		

Hierarchy of data types ANY



Hierarchy of data types ANY16 and ANY32



Data type	Meaning	
ANY	Any data type	
ANY_SIMPLE	Simple data type	
ANY_NUM	Numeric data type	
ANY_REAL	Floating point number	
ANY_INT	Integer data type	
ANY_BIT	Bit processing data type	
ANY_16	Any 16-bit data type	
ANY_32	Any 32-bit data type	
TIME	Time	
STRING	Character string	
REAL	Floating point number	
INT	Integer value	
DINT	Double integer value	
BOOL	Boolean value	
WORD	Word (16 bits)	
DWORD	Double word (32 bits)	
ARRAY	Array	


3.5.1 Processing of data

Processing of bit data

A bit device (X, Y, M, K, S, B or F) can obtain two states (ON=1 or OFF=0). Its status therefore can be represented by one bit (1 or 0). Bit processing is always performed, if a specified bit device is addressed by the program. For the processing of 16-bit or 32-bit instructions several bit devices are grouped in blocks of 16 or 32 device numbers (i.e. 16 or 32 addresses).


• Usage of bit devices

A bit device (e.g. inputs, outputs, relays) consists of one bit.




• Usage of word devices

The CPUs of the MELSEC A and Q series as well as the system Q support the addressing of each single bit in a word device.



The bits have to be addressed in hexadecimal format. For example, the bit 5 (b5) in D0 is addressed D0.5. Bit 10 in D0 is addressed D0.A.

Single bits of timers, counters, and retentive timers can not be addressed.



• Usage of bit blocks


Single bits can be grouped in blocks of four and thus process word data. The detailed description is given in the following sections, "Processing of word data (16/32 bits)".

Processing of word data (16 bits)

Usage of bit devices

Bit devices are capable of processing word data provided that the number of bit devices (addresses) is determined. Up to 16 bits can be processed in blocks of 4 bits each. The length of each block (i.e. the digit designation) is determined by K1 to K4.

K1X0 4 addresses from X0 through X3
K2X0 8 addresses from X0 through X7
K3X0 12 addresses from X0 through XB
K4X0 16 addresses from X0 through XF




Designation of bit blocks for s

The table below shows the range of values processed as source data for the digit designation of source data (s)

Digit Designation	16-bit instruction
K1 (4 digits)	0 to 15
K2 (8 digits)	0 to 255
K3 (12 digits)	0 to 4095
K4 (16 digits)	-32768 to 32767

The bit addresses not used are set to 0.




NOTE

For the block by block addressing of bit devices the number of the first bit device (initial device number) can be designated at any random value.

• Designation of bit blocks for d

The digit designation for the destination data (d) determines the address range the data is to be written to. The bit addresses exceeding the determined address range remain ignored.



• Usage of word devices

Word devices are determined by an address. This address comprises 16 bits.


```
X010 MOV M
EN ENO
K100 s d DO
```

Processing of double word data (32 bits)

• Usage of bit devices

Bit devices are capable of processing word data provided that the number of bit devices (addresses) is determined. Up to 32 bits can be processed in blocks of 4 bits each. The length of each block (i.e. the digit designation) is determined by K1 to K8.

```
K1X0 4 addresses from X0 through X3
K2X0 8 addresses from X0 through X7
K3X0 12 addresses from X0 through XB
K4X0 16 addresses from X0 through XF
K5X0 20 addresses from X0 through X13
K6X0 24 addresses from X0 through X17
K7X0 28 addresses from X0 through X1B
K8X0 32 addresses from X0 through X1F
```




• Designation of bit blocks for s

For a specification of the digit designation the range of the values processed as source data is listed in the table below:

Digit Designation	32-bit Instruction
K1 (4 digits)	0 to 15
K2 (8 digits)	0 to 255
K3 (12 digits)	0 to 4095
K4 (16 digits)	-32768 to 32767
K5 (20 digits)	0 to 1048575
K6 (24 digits)	0 to 16777215
K7 (28 digits)	0 to 268435455
K8 (32 digits)	-2147483648 to 2147483647

The bit addresses not used are set to 0.




NOTE

For the block by block addressing of bit devices the number of the first bit device (initial device number) can be designated at any random value.

Designation of bit blocks for d


The digit designation for the destination data (d) determines the address range the data is to be written to. The bit addresses exceeding the determined address range remain ignored.



• Usage of word devices


Double word devices comprise two 16-bit devices. According to the programming software and selected editor double word devices are programmed differently.


• In the MM, and MELSEC editor of the GX IEC Developer




• In the IEC editor of the GX IEC Developer

Before a 32-bit device can be programmed in the IEC editor of the GX IEC Developer, the variables have to be defined in the header of the program organisation unit (POU). The data types DWORD and DINT are of the 32-bit type.





• In the editor of the GX Developer




Processing of data of the data type REAL

Data of the REAL type are 32-bit floating point numbers.

Only word devices are capable of storing floating point numbers.

Devices that process floating point numbers in instructions are addressed by the lower 16 bits. The 32-bit floating point number is stored in two successive 16-bit registers.

If an AnA/AnU CPU is intended to process the data type REAL, the corresponding dedicated instructions must be applied (refer to chapter 3.3, "Programming of dedicated instructions").




NOTE

The GX IEC Developer designates the floating point number $E \square$. Instructions processing floating point numbers begin with an E.

Two word devices are required for storing a floating point number. Therefore, it is divided into the following components:

Sign character; 2^[Exponent]; [Mantissa]

The bit configuration of the registers and their contents are shown in the figure below:




- Sign of the floating point number: The sign is stored in b31.
 - 0 = Positive
 - 1 = Negative
- Exponent: The n from 2ⁿ is binary stored from b23 through b30. The meaning of the binary value n is shown in the following figure.

П					 _					 _			
	b23 to b30	FFн	FЕн	FDн		81н	80н	7 F н	7Ен		02н	01н	00н
	n	free	127	126		2	1	0	-1		-125	-126	free

Example: If the binary coded value 81H is stored in b23 to b30, then n=2.

 Mantissa:With the 23 bits from b0 through b22 7 digits can be represented binary (XXXXXX or 1,XXXXXX).


Since the REAL IEC function uses the data type REAL as input/output but the MELSEC instructions use the data type DINT, the following functions are provided to compensate this difference:




The conversion from the IEC data type REAL into the MELSEC data type is performed by the instruction REAL_TO_M_REAL (REAL_TO_M_REAL_E).

The conversion from the MELSEC data type into the IEC data type is performed by the instruction M_REAL_TO_REAL_(M_REAL_TO_REAL_E).

Example: For the application of dedicated instructions that process the data type REAL and for IEC instructions the REAL to REAL conversion ist required.



When programming in in GX IEC Developer the BMOV_E instruction can be used to switch off the variable check. No additional code is created.



Any type of data can be specified in s, even arrays are possible. n holds the number of 16 bit data to copy.


3.5.2 Addressing of arrays and registers in the GX IEC Developer

Addressing of 32-bit registers

The addressing of 32-bit registers (data type DINT, DWORD) requires a variable definition in the header of the program organisation unit (POU).

In the following example the DMOV instruction requires two 16-bit registers for moving one 32-bit data word. For the addressing in the MELSEC editor of the GX IEC Developer only the initial registers (here D10, D20) are designated. Each required second 16-bit register (D11, D21) is addressed automatically by the compiler.

In the IEC editor of the GX IEC Developer instead of the initial register a variable (here var_D10, var_D20) with a specific data type (here DINT (32 bits)) has to be defined in the header of the program organisation unit according to the header of the instruction. For these variables the compiler assigns corresponding addresses internally.




Addressing of arrays

For the programming of instructions that use an array with array elements as input or output devices (16-bit registers) the variables in the header of the program organisation unit have to be defined according to the header of the instruction.

The individual array elements are addressed by specifying the array and the array element in square parentheses (var_xx[x]).

The figures below show the addressing via arrays for the positioning instruction for rotary tables (ROTC):




You can infer from the header of the ROTC instruction that the input device range s consists of 3 array elements of the type ANY16 and the output device range consists of 8 array elements of the type BOOL.

In the GX Developer and in the MELSEC editor of the GX IEC Developer for the input/output device ranges s and d only each of the initial devices D200 and M0 is specified. The compiler addresses the registers D200 through D202 for s and M0 through M7 for d.

In the IEC editors arrays must be defined for s and d. The input array s is defined as var_D200. It consists of 3 array elements (var_D200[0] – var_D200[2]) of the type INT (16-bit integer). The output array d is defined as var_M0. It consists of 8 array elements (var_M0[0] – var_M0[7]) of the type BOOL (bit). For these variables the compiler assigns corresponding addresses internally.

NOTE

Arrays can also be addressed variably. In this case instead of the array element number in square brackets any identifier for example [Number] is entered. "Number" must be declared in the header of the program organisation unit. Then a value corresponding to the according array element can be moved to the register "Number".




Instructions for the array address/ initial address conversion

The instruction set for the conversion of an output array into an initial address of a device range comprises three instructions.

The instruction GET_INT_ADDR converts an output array with array elements of the type INT (16-bit integer) into an initial address of a device range.

The instruction GET_WORD_ADDR converts an output array with array elements of the type WORD (16-bit word) into an initial address of a device range.

The instruction GET_BOOL_ADDR converts an output array with array elements of the type BOOL (bit) into an initial address of a device range.



After the conversion the array elements can be processed as individual devices. Therefore, the variable definition in the header of the program organisation unit is not required.

In the program with the ROTC instruction shown above instead of the array elements $var_M0[0] - var_M0[7]$ the relays M0 through M7 can be used.

The methods of addressing devices in GX Developer and the GX IEC Developer are identical.


These instructions only convert output arrays. Input arrays must be addressed and declared as previously described.

3.5.3 Usage of character string data (STRING)

The data string STRING (\$) processes character strings. Character strings are all entered characters (max. 50 characters) up to the NULL code (00H).

● If the entered character is the NULL code (00H)

For the storage of the NULL code a data word (register) is required.




• If the number of characters contained in the string is even

The storage of character strings with an even number of characters requires a number of data words calculated by the following formula:

(Number of characters / 2) + 1

If for example the character string "ABCD" is to be moved to D0, the registers D0 through D1 are required for the string and the register D2 is required for the NULL code indicating the end of string.




• If the number of characters contained in the character string is odd

The storage of character strings with an uneven number of characters requires a number of data words calculated by the following formula:

(Number of characters / 2)

If for example the character string "ABCD" is to be moved to D0, the registers D0 through D2 are required for the character string. The NULL code indicating the end of string is written to the upper byte of D2.




3.6 Index qualification

Since the System Q and the Q series differ differ in index qualification from the A series, the characteristics of the CPU types are described separately in chapters 3.6.1 and 3.6.2.


Index qualification is an indirect addressing method of a device through an index register. For the index qualification within a program the device obtains the directly entered device number plus the contents of the index register as adress.

Usage of the index qualification in the program

The program shown below gives an example of the index qualification. In the first program line the value 1 is assigned to the index register Z0. This register serves as index for D10 in the second program line. Therefore, D0 stores the value of D11 (D10Z = D(10+1) = D11).



The following diagram shows another example for the index qualification clarifying the processing of devices (Z0=20, Z1=5).



Devices that can be designated by index qualification.


The index qualification can be applied to devices, contacts, and coils. The index registers serve for the indirect addressing of a device and contain a numeric value from -32768 to 32767.

Devices that can not be designated by index qualification.

Device	Meaning			
E	Floating point number			
\$	Character string			
	Bit addressing of word devices			
FX, FY, FD	Function devices			
Р	Pointers used as label			
I	Interrupt pointers used as label			
Z	Index registers			
S	Step relays			
TV, STV	Setting values of timers			
CV	Setting values of counters			
N	Nesting levels			
A0	AKKU			
A1	AKKU			

Bit data (except AnN)

Devices can as well be index qualified for the digit designation. The block length of the digit designation can not be affected.




3.6.1 Special characteristics of the System Q and QnA CPUs

A CPU of the System Q and CPU of the QnA series provides 16 index registers (Z0 - Z15). The following table shows the value ranges of timers and counters that can be designated by index qualification:


Device	Meaning	Application Example
TC	Only the registers Z0 and Z1 can be used for addressing timer contacts and coils.	TS0ZD TIMER_M / EN ENO TC1Z1 — TCoil K100 — TValue
CC	Only the registers Z0 and Z1 can be used for addressing counter contacts and coils.	CS0Z1 COUNTER_M EN ENO CC1Z0 — CCoil K100 — CValue

NOTE There are no restrictions on the addressing of current values of timers and counters.




Another difference to the A CPUs is the support of index qualification for I/O numbers, buffer memory addresses, network numbers, and device numbers of network modules.

The diagram below shows the designation of I/O numbers and buffer memory addresses in special function modules.



The diagram below shows the designation of network numbers and device numbers of network modules.



NOTE

Refer to the "QnA CPU Programming Manual (Fundamentals)", the "Q CPU (Q mode) User's Manual (Functions/programming fundamentals) and the manuals of the corresponding modules for further information on special function modules or network modules.

.

3.6.2 Special characteristics of the AnA, AnAS, and AnU CPUs

Device numbers within a program can be designated by an index (Z or V).

In the following cases an operation error occurs when processing instructions.

- The address range of the devices is exceeded during index qualification.
 The constants K and H in this case are omitted.
- The initial address of a device range exceeds the relevant device range during index qualification.

NOTE

In order to reduce the processing times, the AnA, AnAS, and AnU CPUs do not verify the device numbers during index qualification. For this reason errors occurring due to index qualification are not acknowledged as processing errors.

If an error occurs due to index qualification device data might be changed unintendedly.

Programs that contain an index qualification therefore must be written with the greatest care!

In combination with an AnA, AnAS or AnU CPU index qualification can also be performed with bit devices used with an LD, OUT or similar instruction.

Storage of 32-bit data in index registers

32-bit data can be stored in the extended index registers (Z1 through Z6 and V1 through V6) of an AnA or AnU CPU. The following index registers then must be used in pairs of two:

Z1 and V1

Z2 and V2

Z3 and V3

Z4 and V4

Z5 and V5

Z6 and V6

Zn contains the lower 16 bits, Vn contains the higher 16 bits. In a 32-bit instruction only the device Z must be designated. If the device V is specified, the program cannot be processed.

32-bit instructions can only be stored in the register pairs listed above. Other combinations are not allowed. If a device in a register pair is used for the index qualification of an instruction, the data in this register are processed as 16-bit data for the index qualification.

3.7 Indirect Designation (GX Developer only)


With indirect designation, a device address is stored in a word device. In the sequence program the device address is not directly designated. For operations concerning this device address the word device is used instead.

This method can be used when the index register is insufficient.

The device which contains the device address for indirect designation has the prefix "@". For example, designation of @D100 will make the contents of D100 and D101 the device Address

The address of the device performing indirect designation can be stored in the word device with the ADRSET instruction.

NOTE The ADRSET instruction is not supported by the GX IEC Developer.



A list of devices which are capable of indirect designation is shown below.

Device Type		Indirekte Adressierung	Beispiel zur indirekten Adressierung
	Bit devices	Incapable	_
Internal devices (System, user)	Word devices	Capable	@D100 @D100Z2 (Index qualification)
	Bit devices	Incapable	_
MELSECNET/10	Word devices	Capable (The ADRSET instruction	QJ1\W10 QJ1Z1\W10Z2 (Index qualification)
Special function module		cannot be used to write the indirect adress)	QU10\G0 QU10Z1\G0Z2 (Index qualification)
Index register Zn		Incapable	_
File register		Capable	@R0, @ZR20000 @R0Z1, @ZR20000Z1 (Index qualification)
Nesting			_
Pointer		Incorpoble	_
Constants		Incapable	_
Other			_


NOTE


Refer to the "QnA CPU Programming Manual (Fundamentals)" or the "Q CPU (Q mode) User's Manual (Functions/programming fundamentals) for further information on device names.

NOTE

To store an address for indirect designation, two words are used. Therefore, to decrease or increase a stored adress for indirect designation by arithmetic instructions, the addition or subtraction of 32-Bit data is required.

In the following program examples the device which stores the device for indirect designation is incremented and decremented by 32-Bit instructions. By doing so, the address of the device for indirect designation is increased resp. decreased by 1.





3.8 Operation errors

In the following cases operation errors occur:

- If the error conditions described under the topic "Operation Errors" for the individual instructions match, an error code is returned.
- If a buffer register is used, but there is no special function module connected to the specified I/O number.
- If a link device is used, but the corresponding network does not exist.
- If a link device is used, but there is no network module connected to the specified I/O number.

NOTE

If a file register is specified in the parameters but no memory card (System Q and Q series CPUs only) installed, an error code is returned (2401 = File Set Error).


If a file register is accessed although there are no file registers specified in the parameters, an error code is returned. If the file register is read out, the code "FFFFH" is returned.

3.8.1 Verification of the device range

 If instructions use devices with fixed length (MOV, DMOV, etc.), the device range will not be verified.


In those cases where the relevant address range is exceeded the data to be written is written to a vacant register.

If for example, 12k addresses are designated, there will no error code be returned until the register address D12287 is exceeded.




For an index qualification the device range is not verified either.

If instructions use devices with variable length, the device range is verified (BMOV, FMOV, and other instructions that designate initial addresses).
 In those cases where the relevant address range is exceeded an error code is returned.
 If for example, 12k addresses are designated, the error code is only returned after the register address D12287 is exceeded.




The device range is verified for an index qualification too.

There is no error code returned, if the initial device number exceeds the address range.



Since character strings are of variable lengths the device range is verified. In cases where the corresponding device range is exceeded, an error code is returned.

If for example, 12k addresses are designated, there will no error code be returned until the register address D12287 is exceeded.



• The device range is verified for an index qualification of the direct output (DY).

3.8.2 Verification of the device data

Verification of binary data

• If the operation result exceeds the value range, no error code is returned. The carry flag in this case is not set.

Verification of BCD data

- Each digit of the BCD values (0 to 9) is verified.

 If one individual digit exceeds the range of 0 to 9 (A to F), an error code is returned.
- If the operation result exceeds the value range, no error code is returned. The carry flag in this case is not set.

Verification of floating point numbers

Operation errors occur in the following cases:

- The value of the floating point number becomes 0.
- The absolute value of the floating point number falls below the value 1.0 x 2⁻¹²⁷
- The absolute value of the floating point number exceeds the value 1.0 x 2¹²⁹

Verification of character strings

The device data are not verified.

3.9 Execution conditions of the instructions

3.9.1 Execution condition

There are 4 different types of execution conditions for the instructions:

• Non-conditional execution

The instructions are executed regardless of the signal status of the devices.

Example: LD X0, OUT Y10

Execution at ON

The instructions are executed as long as the execution instruction is set.

Example: MOV, FROM

Execution at leading edge

The instructions are executed at leading edge (signal status changes from 0 to 1) from the execution condition.

Example: PLS, MOVP

• Execution at trailing edge

The instructions are executed at trailing edge (signal status changes from 1 to 0) from the execution condition.


Example: PLF

The vast majority of instructions are of the following two types:

- Execution at ON
- Execution at leading edge from the execution condition

The instruction is executed as long as the execution instruction is set. Such instructions are not particularly indicated.

Example: MOV_M/ MOV




When judging the leading edge from the execution condition the instruction is executed only if the signal state changes from 0 to 1.

Example: MOVP_M/ MOVP



The following example shows the execution of the MOV instruction with the execution condition set ON and the execution at leading edge from the execution condition:




3.9.2 EN input and ENO output

All instructions described in this manual are provided in the manufacturer library of the GX IEC Developer. These instructions in addition to the input and output variables provide an EN input and an ENO output.

The figure below shows several MELSEC instructions from the GX IEC Developer manufacturer library:

In the IEC standard library nearly all instructions appear twice. They just differ in the suffix "_E". These instructions provide an EN input and an ENO output.


The figure below shows two IEC instructions from the standard library of the GX IEC Developer:



The following examples show the differing execution of the instruction with and without EN inputs and ENO outputs.

Example 1: Without additional connection

Without additional connection the execution condition of the instruction is permanently set.



Example 2: Connection with a contact

If the EN input is connected with a contact, the instruction is executed if the condition is matched.

```
Condition BCDP_M EN ENO D10
```

Example 3: Connection with an operation result

If the boolean result of an arithmetic operation is connected to the EN input, the instruction is only executed, if the result of the arithmetic operation is TRUE.

```
Condition
                    AND_NE_M
                                             ADD_MD
                  ΕN
                             ENO
                                          ΕN
                                                   ENO
    Variable 1
                  s1
                                   D4
                                          s1
                                                      d
                                                            -D10
    Variable 2-
                  s2
                                   D5
                                          s2
```

Example 4: Connection with the preceding instruction

If the EN input is connected to the ENO output of the preceding instruction, the instructions are only executed, if the condition is matched.

```
Condition
                 ADD_MD
                                     MUL_MD
                                                         ADD_MD
              ΕN
                      ENO
                                   EΝ
                                           ENO
                                                       ΕŃ
                                                               ENO
       D0
                                                                        -D12
              s1
                                   s1
                                              d
                                                       s1
              s2
                                                       s2
```

NOTE

The ENO output must not compulsorily be connected. The signal at the EN input is looped-through to the ENO output. If the EN input is "TRUE", the ENO output is "TRUE" as well.


3.10 Number of program steps

In order not to exceed the required memory capacity in the internal memory and ROM or RAM memory of the memory cards and memory cartridges a calculation of the total number of steps in a program is required. In the following sections the calculation of steps for the instructions of the System Q, QnA and A CPUs is described.

3.10.1 For a System Q and QnA CPU

The number of steps for an instruction depends on the number of basic steps. Most of the instructions for their execution only require a number of basic steps. The number of basic steps depends on the number of used devices plus 1.

The example below shows the calculation of the number of basic steps for the PLUS instruction:



• The number of program steps for the application of input and output instructions:

The number of program steps for input instructions (LD, LDI, AND, ANI, OR, ORI) depends on the devices used.

If internal devices or file registers (R0 through R32767) are used, the number of steps is 1. If direct access inputs (DX) are used, the number of steps is 3.

The number of program steps for output instructions (LDP, LDF, ANDP, ANDF, ORP, ORF) depends on the devices used.

If internal devices or file registers (R0 through R32767) are used, the number of steps is 2. If other devices are used the number of steps is 4.

• The number of program steps for several transfer instructions:

Devices increasing the Number of Steps	Added Steps	Example
Devices of special function modules		MOV <u>U4\G10</u> D0
Link devices		MOV <u>J3\B20</u> D0
File registers addressed in series	1	MOV <u>ZR123</u> D0
32-bit constants		DMOV <u>K123</u> D0
Floating point number as constants		EMOV <u>E0.1</u> D0
Character strings	For an odd number: (number of characters/2)-1 For an even number: Number of characters/2	\$MOV <u>"123"</u> D0

In cases where several of these factors apply the number of steps sums up. If for example, MOV U1\G10 ZR123 is programmed, 1 step is added for the buffer memory and 1 step for the file register addressed in series, resulting in a total of 2 steps.

3.10.2 For an AnA, AnAS, and AnU CPU

In combination with an AnA, AnAS or AnU CPU a number of peculiarities has to be considered described in the following section.

The number of steps increases by 1, if one of the following device numbers listed in the table below (extended range of AnA series) is designated by an instruction.

Devices	Device Range	
Relay M, L, S	2048 to 8191	
Timer T	256 to 2047	
Counter C	256 to 1023	
Link relay B	400 to FFF	
Data register D	1024 to 6143	
Link register W	400 to FFF	

If any device from the extended address range is index qualified by an extended index register, the number of steps also increases by 1.


The figure below shows several examples for the calculation of program steps. The first example shows the configuration of steps for the programming of instructions from the normal address range.

The succeeding examples show the configuration of program steps for the usage of devices from the extended address area.

```
Ladder Diagram
                                                      Explanation
                                       LDT01 Step
  TO
                                      +D0W0105 Steps
                     ENO
                                         6 Steps
     DO.
                              W010
 T300
                                       LDT3002 Steps
               PLUS_M
                                      +D0W800<u>6 Steps</u>
                     ENO
             EΝ
     D0
                                         8 Steps
 T1000
                                       LDT10002 Steps
               PLUS_M
                     ËNO
             ΕN
                                      +D2000W010 Z16 Steps
  D2000
                              -W010 Z1
                                         9 Steps
  TO
               PLUS_M
                                       LDT01 Step
                     ENO
                                      +D2000 Z1D3005 Steps
D2000 Z1
                              -D300
                                           6 Steps
```

For an index qualification in a 1 step instruction (e.g. LD or OUT) the number of steps increases by 1.

The examples below show the difference of the programming with or without index qualification. The number of steps even increases by 1 only, if the index qualification is applied with an extended index register (Z1 through Z6, V1 through V6).



4 Layout and Structure of the Chapters

This chapter gives an introduction to the chapters 5 through 9 and describes the layout and structure of the explanations to the instructions for the MELSEC A and Q series and the System Q.

The figure below shows that each of the these chapters starts with a table that lists and comments the structure and subdivision of the instructions described in that chapter.

6 Application Instructions, Part 1

The application instructions, part 1 comprise instructions that process numerical 16-bit and 32-bit data, floating point data, and character string data. Commonly, these basic instructions perform comparison and arithmetic operations.

Instruction	Meaning
Comparison operation instruction	Compares data to data (e.g. =, >, ≥)
Arithmetic operation instruction	Adds, subtracts, multiplies, divides, increments, and decrements BIN and BCD data, floating point data, and BIN block data Links character strings
Data conversion instruction	Converts data types (e.g. BCD -> BIN, BIN -> BCD)
Data transfer instruction	Transmits designated data
Program branch instruction	Program jump commands
Program execution control instruction	Enables and disables program interrupts
Refresh instruction	Refreshes bit devices, links, and I/O interfaces
Other convenient instructions	Count 1- or 2-phase input up or down, teaching timer, special function timer, rotary table near path rotation control, ramp signal, pulse density measurement, fixed cycle pulse output, pulse width modulation, matrix input

Each subdivided topic is described in the following according chapter and illustrated by program examples.

4.1 Overview of the instructions

Each subdivided topic starts with a table that lists all individual instructions described in this section. As the figure below shows, all variations of the instructions are represented in MELSEC and IEC editor notation.

6.1 Comparison Operation Instructions

Comparison operation instructions compare data values (e.g. equal to =, greater than >, less than <). Programming the comparison operation instructions is similar to the corresponding basic instructions:


LD, LDI \Rightarrow LD=, LDD= AND, ANI \Rightarrow AND=, ANDD= OR, ORI \Rightarrow OR=, ORD=

Function	MELSEC- Instruction in MELSEC Editor	MELSEC- Instruction in IEC Editor	Function	MELSEC- Instruction in MELSEC Editor	MELSEC- Instruction in IEC Editor
	LD=	LD_EQ_M		LD<=	LD_LE_M
	AND=	AND_EQ_M		AND<=	AND_LE_M
	OR=	OR_EQ_M		OR<=	OR_LE_M
	LDD=	LDD_EQ_M		LDD<=	LDD_LE_M
	ANDD=	ANDD_EQ_M		ANDD<=	ANDD_LE_M
	ORD=	ORD_EQ_M		ORD<=	ORD_LE_M
	LDE=	LD_EEQ_M	_	LDE<=	LD_ELE_M
=	ANDE=	AND_EEQ_M	≤	ANDE<=	AND_ELE_M
equal	ORE=	OR_EEQ_M	less equal	ORE<=	OR_ELE_M

When using the GX IEC Developer, always choose the IEC instruction when different notations are offered.

4.2 The CPU table


The sections describing the instructions start with a table that indicates each CPU (AnS, AnN, AnA, AnAS, AnU, QnA, QnAS, Q4AR, System Q) capable of processing the respective instruction. The capable CPUs are indicated by a black spot.



Any particular processing details of a certain CPU are commented in a footnote (e.g. extended instructions, refer to "3.3 Programming of the extended instructions").

4.3 Devices MELSEC A

The table "Devices MELSEC A" lists all usable devices that can be used for the internal variables (e.g. s1, s2, d).



The usable bit and word devices are listed separately. Only the devices indicated by a black spot can be used.

Whether decimal (K) or hexadecimal (H, 16#) constants can be processed by the instruction is indicated in the column "Constant".

The column "Pointer" indicates whether the instruction can use pointers (P) and/or interrupt pointers (I).

Whether the instruction can be executed in nesting levels is indicated in the column "Level".

The digit designation (block length) for bit devices available for the instruction is listed in the column "Digit designation". The sample above shows that the instruction can address digit designations from (K1 to K4) 4 to 16 bits.

The number of program steps used is listed in the column "Number of steps".

Whether the instruction can apply an index qualification is indicated in the column "Index".

Whether the instruction can set the carry flag is indicated in the column "Carry Flag".

Whether the instruction can set the error flag is indicated in the column "Error Flag".


Any particular details are commented in footnotes below the table.

4.4 Devices MELSEC Q

Under the term "MELSEC Q" all CPUs of the System Q and the QnA, QnAS and Q4AR CPUs are grouped together.

The table "Devices MELSEC Q" lists all usable devices that can be used for the internal variables (e.g. s1, s2, d).

The devices are not listed separately; only a distinction is drawn whether the instruction is capable of designating bit and/or word devices.



Whether the instruction supports file register access is indicated in the column "File Register". The column "MELSECNET/10 Direct $J \square N \square$ " specifies whether the instruction supports read/write operations of bit and/or word data from/to stations connected to the MELSECNET/10. " $J \square N$ " specifies the station number and " \square " the device number.

The column "Special Function Module $U \square G \square$ " specifies whether the instruction supports read/write operations of data from/to the buffer memory of an installed special function module. " $U \square$ " specifies the head address of the special function module and " $G \square$ " the buffer memory address.

Whether the instruction can apply an index qualification is indicated in the column "Index Register Zn".

Whether decimal (K) or hexadecimal (H, 16#) constants can be processed by the instruction is indicated in the column "Constant K, H (16#)".

The column "Other" specifies whether the instruction uses any other devices and constants.

Whether the instruction can set the error flag is indicated in the column "Error Flag".

The number of program steps used is listed in the column "Number of steps".


Any particular details are commented in footnotes below the table.

4.5 Representation format of the instruction

4.5.1 Representation in the GX IEC Developer


The device tables are followed by the representation format of the instruction in the GX IEC Developer.

The figure below from the left to the right shows the representation of the instruction LD_EQ_M in the MELSEC editor (MELSEC instruction list) and in the IEC editor (ladder diagram and IEC instruction list).



4.5.2 Representation in the GX Developer

The representation format for the instruction in the GX IEC Developer is followed by the representation format of the instruction in the GX Developer.



4.6 Variables

The table of variables lists all internal variables of the instruction.

		Data Type			
Set Data	Meaning	MELSEC	IEC		
	s+0: Measurement of table rpm (internal use only).				
S	s+1: Number of position.		Array [13] of ANY16		
	s+2: Number of sector.	BIN 16-bit			
n1	Number of sectors (divisions) on table (2 to 32767).		ANY16		
n2	Number of low speed sectors (0 to n1).		ANY16		
	d+0: A-phase input signal.				
	d+1: B-phase input signal.				
	d+2: Zero position detection input signal.				
	d+3: High speed forward output signal (internal use only).		Array [18]		
a	d+4: Low speed forward output signal (internal use only).	Bit	of Bool		
	d+5: Stop output signal (internal use only).				
	d+6: High speed reverse output signal (internal use only).				
	d+7: Low speed reverse output signal (internal use only).				

The column "Meaning" describes the functions of the devices and device elements. The column "Data Type" lists the data types of the devices. Provided that there are differences between the data types of the MELSEC and the IEC editor, these are listed as well. Refer to the chapters "3.4 Programming of variables" and "3.5 Data types" for further details on variables.

4.7 Functions

The section "Functions" describes the functions of the instruction in detail.

The figure below shows the description of the functions of the LDF/LDP instruction.


Functions Pulse operation start

LDP leading edge

LDF trailing edge

Similar to the LD and LDI instructions, these instructions designate contacts specified by bit or word devices. The result of the LDP instruction is 1, if the addressed bit of the device changes from 0 to 1 (leading edge). The result of the LDF instruction is 1, if the addressed bit of the device changes from 1 to 0 (trailing edge). As single instruction the LDP instruction executes the same function as a PLS instruction and with the input condition at leading edge generates a pulse output.

The program example on the left shows a ladder diagram applying an LDP instruction. The example on the right does not apply an LDP instruction.



4.8 Notes

The section "NOTE" points out particular details, errors, and sources of malfunction in the programming of the instruction.

NOTE

The MEP and MEF instructions will occasionally not function properly when pulse conversion is applied to contacts that are indexed by a subroutine or by a FOR/NEXT instruction. In this case, the EGP/EGF instruction has to be applied.

The MEP/MEF instruction operates with the operation results immediately prior to the MEP and MEF instructions. For this reason, an AND instruction should be used at the same position. The MEP and MEF instructions cannot be used at the LD or OR position.

4.9 Operation Errors

The description of the operation errors mainly refers to the error codes of the Q series and the System Q (see "11.1 Table of error codes; Q00J, Q00 and Q01CPU and "11.2 Table of error codes; Q series and System Q"). For information on the error codes of the A series refer to the chapters "11.3 Table of error codes; A series (except AnA and AnAS)" and "11.4 Table or error codes; AnA and AnAS CPUs".

The figure below shows the operation errors of the DELTA-/DELTAP instruction.

Operation Errors In the following cases an operation error occurs and the error flag is set:


 The number of output designated by d exceeds the output range (error code: 4101).

4.10 Program Examples


The program examples given at the end of each section primarily contain programs for the Q series and the System Q.

The program examples are programmed in the representation format of the MELSEC instruction list, the ladder diagram and the IEC instruction list. For a clearer description in many cases graphical illustrations were added.

The figure below shows a program example of the instructions LD, AND, OR, and ORI.



In the following figure a program example for the RBMOVP instruction is shown. The representation of the instructions is that of the GX Developer.



5 Sequence Instructions

Sequence instructions, besides conventional instructions to program input and output contacts, also include program jump commands, block connection instructions and bit shift instructions, master control, program termination and other instructions. These are the fundamental instructions for programming the MELSEC series.

The following table shows the division of the fundamental instruction set:

Instruction	Meaning
Input instruction	Operation start, series and parallel connection of contacts.
Connection instruction	Series and parallel block connection, storage and processing of operation results, inversion of operation results, conversion of operation results into pulses, setting of edge relays.
Output instruction	Bit devices, counter and timer contacts, output, setting, and resetting of annunciators, setting and resetting of devices, leading edge and trailing edge output, bit device output inversion, generating pulses.
Shift instruction	Shifting bit devices.
Master control instruction	Setting and resetting single parts of a program.
Termination instruction	End of a part of program, end of sequence and routine programs.
Miscellaneous instructions	Sequence program stop, no operation.

NOTEThe following table, besides the MELSEC instructions in the different editors, also contains the according IEC instructions:

	MELSEC Instruction												
in MELSEC Editor		in IEC Editor		IEC Instruction in IEC Editor									
III WELSEC Editor	Instruction List	Ladder	Diagram										
LD	1	- <u> </u>											
LDI	ı	 - - -	_	LDN									
AND	1	$-$ I \vdash	-	AND									
ANI	1			ANDN									
OR	ı	L1 L1	_	OR									
ORI	ı	<u> </u>	_	ORN									
LDP	LDP_M												
LDF	LDF_M												
ANDP	ANDP_M	_	ANDP_M — EN ENO — — s	_									

	MELSEC I	nstruction		
in MELSEC Editor		in IEC Editor		IEC Instruction in IEC Editor
	Instruction List	Ladder I	Diagram	
ANDF	ANDF_M	_	ANDF_M - EN ENO - s	_
ORP	ORP_M	_	ORP_M EN ENO	_
ORF	ORF_M	_	ORF_M EN ENO	_
ANB	_		-	AND ()
ORB	_		_	OR ()
MPS	MPS_M		MPS_M _ EN ENO _	_
MRD	MRD_M	<u> </u>	MRD_M EN ENO	_
MPP	MPP_M	<u> </u>	MPP_M EN ENO	_
INV	INV_M	- ·	- EN ENO -	NOT
MEP	MEP_M	_	MEP_M EN ENO	_
MEF	MEF_M	_	MEF_M - EN ENO -	_
EGP	EGP_M	_	EGP_M EN ENO — d —	_
EGF	EGF_M	_	EGF_M EN ENO	_
T		<u> </u>		1
OUT	OUT_M	-()-	- EN ENO -	ST
OUT T	TIMER_M	_	TIMER_M — EN ENO ⊐ — TCoil — T√alue	_
OUT TH	TIMER_H_M	_	TIMER_H_M EN ENO TCoil T√alue	_
OUT C	COUNTER_M	_	COUNTER_M - EN ENO CCoil - CValue	_
Т		Ī		Ī
SET	SET_M	—(s)—	SET_M EN ENO	S
RST	RST_M	—(R)—	RST_M — EN ENO — d —	R

	MELSEC Instruction												
in MELSEC Editor		in IEC Editor		IEC Instruction in IEC Editor									
III MILLOLO LUITOI	Instruction List	Ladder	Diagram										
			T										
PLS	PLS_M	_	PLS_M EN ENO	R_TRIG ● ¹									
PLF	PLF_M	_	PLF_M EN ENO d	R_TRIG ●¹									
FF	FF_M	_	FF_MD EN ENO	_									
СНК	CHK_M	_	CHK_M EN ENO	_									
DELTA	DELTA_M	_	DELTA_M – EN ENO – d –	_									
SFT	SFT_M	_	SFT_M EN ENO	SHL/SHR									
MC	MC_M	_	MC_M EN ENO	_									
MCR	MCR_M	_	MCR_M - EN ENO - - n*	_									
FEND	FEND_M	_	FEND_M EN ENO	lacksquare									
END	END_M	_	END_M EN ENO	lacksquare									
STOP	STOP_M	_	STOP_M - EN ENO	_									
NOP	_		_	_									

¹ These are IEC function blocks.

² FEND and END are set automatically by the GX Developer and the GX IEC Developer.

5.1 Input Instructions

5.1.1 LD, LDI, AND, ANI, OR, ORI

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•	•	•

Devices MELSEC A

	Usable Devices												ıtion	steps		Carry	Error								
		Bit	Devi	ices				١	Vord	l De	vice	s (10	6-bit	1)		Cons	stant	Poi	nter	Level	designa	of	5 <u>×</u>	Flag	Flag
X	Υ	M	L	s	В	F	T	С	D	w	R	AO	A1	Z	٧	K	H (16#)	P	I	N	Digit de:	Number)uI	M9012	M9010 M9011
•	•	•	•	•	•	•	•	•														1 ●¹			

¹ Refer to section "Programming an AnA, AnAS, and AnU CPU" in the Programming Manual for the according number of steps.


Devices MELSEC Q

	Internal Devices (System, User)		File-		CNET/10 J_N_	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)			
s	•	•	•	•	•	•	_	_	•	_	1 •1


¹ The number of steps varies:

- Using an internal device or using file registers R0 to R32767: 1 step
- Using direct access inputs (DX): 2 steps
- Using other devices: 3 steps

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type
s	Devices used as connections.	bit

Functions Operation start

LD Load (normally open contact)

LDI Load inverse (normally closed contact)

Every operation starts with an LD (LoaD) or an LDI ((LoaD Inverse) instruction. The LD instruction specifies an NO contact (normally open) and the LDI instruction specifies an NC contact (normally closed). The device designated by the instruction is the input condition (operation result) for the following instruction.

Series connection

AND of NO contacts
ANI of NC contacts

Contacts are connected in series via an AND instruction as NO contact or via an ANI instruction as NC contact.

Both commands are logical connections and must not be programmed at the beginning of an operation.

Parallel connection

OR of NO contacts
ORI of NC contacts

Parallel connection of contacts is established via an OR instruction as NO contact or via an ORI instruction as NC contact. The device designated by the instruction sets the operation condition for the following instruction.

Both commands are logical connections and must not be programmed at the beginning of an operation.

NOTE

The devices designated by the instructions can also be word devices. In this case, the condition of a specified bit is read as contact (Q series and System Q only).


Word devices are designated in hexadecimal code. Bit b11 in D0 for example is designated as D0.0B (Q series and System Q only).

For further information on addressing bits in word devices refer to chapter "Configuration of Instructions" (Q series and System Q only).

Program Example 1

LD, AND, OR, ORI


The following program shows series and parallel connections of contacts. Bit 5 (b5) in D0 is also read as contact.



Program Example 2

LD, LDI, AND, ANI, OR


The following program shows combined connections. Some contact points are connected via ORB and ANB instructions. Bits (b1 and b4) in D6 are read as contacts.



Program Example 3

LD, AND, ANI

The following program outputs operation results of devices at Y35 through Y37.



5.1.2 LDP, LDF, ANDP, ANDF, ORP, ORF

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	•


Devices MELSEC Q

	Usable Devices												
	Internal Devices (System, User)		File-			□\□ Function		Constant	Other	Error Flag	Number of steps		
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)	DX				
s	•	•	•	•	•	•	_		•		2 •1		


¹ The number of steps varies:

- Using an internal device or using file registers R0 to R32767: 2 steps
- Using direct access inputs (DX): 3 steps
- Using other devices: 4 steps

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type
s	Devices used as connections.	bit


Functions Pulse operation start

LDP leading edge

LDF trailing edge

Similar to the LD and LDI instructions, these instructions designate contacts specified by bit or word devices. The result of the LDP instruction is 1, if the addressed bit of the device changes from 0 to 1 (leading edge). The result of the LDF instruction is 1, if the addressed bit of the device changes from 1 to 0 (trailing edge). As single instruction the LDP instruction executes the same function as a PLS instruction and with the input condition at leading edge generates a pulse output.

The program example on the left shows a ladder diagram applying an LDP instruction. The example on the right does not apply an LDP instruction.



Pulse series connection

ANDP leading edge

ANDF trailing edge

The ANDP instruction connects a contact in series with a contact specified by a bit or word device. This contact has the condition 1, if the addressed bit of a device changes from 0 to 1.

Using an ANDF instruction the specified contact has the condition 1, if the addressed bit of a device changes from 1 to 0.

Pulse parallel connection

ORP leading edge

ORF trailing edge

The ORP instruction connects a contact in parallel to a contact specified by a bit or word device. This contact has the condition 1, if the addressed bit of a device changes from 0 to 1.

Using an ORF instruction the specified contact has the condition 1, if the addressed bit of a device changes from 1 to 0.

Device specified by ANDP/ORP Instruction	Result of ANDP/ORP	Device specified by ANDF/ORF Instruction	Result of ANDF/ORF
Bit Device/Word Device	Instruction	Bit Device/Word Device	Instruction
0 → 1	1	0 → 1	
0		0	0
1	0	1	
1 → 0		1 → 0	1


NOTE

Word devices are designated in hexadecimal code. Bit b11 in D0 for example is designated as

Program Example

ORP

With leading edge from X0 or by setting (leading edge) bit 10 (b10) in data register D0, the following program executes a MOV instruction.



Connection Instructions ANB, ORB

5.2 Connection Instructions

5.2.1 ANB, ORB

CPU

	AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
ſ	•	•	•	•	•	•


Devices MELSEC A

									Us	able	e De	vice	s								tion	steps		Carry	Error
		Bit	Devi	ices				١	Nord	l De	vice	s (1	6-bit)		Cons	stant	Poi	nter	Level	designatio	of st	dex	Flag	Error Flag
X	Υ	M	L	s	В	F	Т	С	D	w	R	AO	A1	Z	V	K	H (16#)	Р	-	N	Digit des	Number	Jul	M9012	M9010 M9011
																						1			


Devices MELSEC Q

					T T	Usable Dev	ices					
			Devices n, User)	File-		CNET/10 J_N_	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
		Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)			
Ŀ	_	_	_	_	_	_	_	_	_	_	_	1

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type
_	_	_

Functions Ladder block series connection

ANB Block series connection

The ANB instruction (AND block) connects two or more parallel connection blocks in series and supplies an operation result for the following operations.

If more than two blocks are connected in series, after each parallel block an ANB instruction has to be programmed.

The ANB connection is an independent instruction and does not require any device.

Within one program the ANB instruction can be applied any number of times.

If more than two blocks are connected consecutively, the number of ANB instructions is limited to 15 (= 16 blocks) with a QnA, AnA, AnAS or AnU CPU and to 7 (= 8 blocks) with all other CPUs. Exceeding these limits results in malfunction.


Ladder block parallel connection

ORB Block parallel connection

The ORB instruction (OR block) connects two or more series connection blocks in parallel and supplies an operation result for the following operations.

If more than two blocks are connected in parallel, after each series block an ORB instruction has to be programmed.

For block parallel connections designating one contact only an OR or ORI instruction has to be set.



The ORB connection is an independent instruction and does not require any device.

Within one program the ORB instruction can be applied any number of times.


If more than two blocks are connected consecutively, the number of ANB instructions is limited to 15 (= 16 blocks) with a QnA, AnA, AnAS or AnU CPU and to 7 (= 8 blocks) with all other CPUs. Exceeding these limits results in malfunction.

Connection Instructions ANB, ORB

Program Example

ANB, ORB

The following program connects the parallel connection block of X0 and X2 in series with the parallel connection block of X1 and X3. The result is connected in parallel with the series connection of X4 an X5.



5.2.2 MPS, MRD, MPP

NOTE

These instructions should not be used within the IEC editors.

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•	•	•


Devices MELSEC A

										Us	able	e De	vice	s								ıtion	steps		Carry	Error
			Bit	Devi	ices				١	Nord	l De	vice	s (10	6-bit)		Cons	stant	Poi	nter	Level	designatio	of st	qex	Flag	Flag
	X	Y	M	L	s	В	F	Т	С	D	w	R	AO	A1	Z	V	K	H (16#)	Р	ı	N	Digit des	Number	Jul	M9012	M9010 M9011
																							1			


Devices MELSEC Q

					ı	Jsable Devi	ices					
			Devices n, User)	File-		CNET/10 J=N=	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
		Bit	Word	Register	Bit	Word	Module U⊡\G□	Žn	K, H (16#)			
F	_	_	_	_	_	_	_	_	_	_	_	1

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type
_	1	_

Functions Operation result processing

MPS Store operation result (memory push)

The MPS instruction stores the operation result preceding the MPS instruction.

Using a QnA, AnA, AnAS or AnU CPU, up to 16 consecutive MPS instructions per network can be programmed. With all other CPUs this limit is 12 instructions. If an MPP instruction is set between two MPS instructions, this limit is reduced by one.

MRD Read operation result (memory read)

The MRD instruction reads stored operation results via an MPS instruction. The following operation executed depends on the reading result.

MPP Read and clear operation result (memory pop)

The MRD instruction reads stored operation results via an MPS instruction. The following operation executed depends on the reading result. Then the result is cleared.

The MPS, MRP and MPP instructions are independent instructions and do not require any device.

In ladder programming mode the MPS, MRD and MPP instructions are not displayed explicitly. Whether connections are of the MPS, MRD or MPP type depends on the structure of the ladder diagram.

The example on the left shows a ladder diagram applying MPS, MRD or MPP instructions. The example on the right shows a ladder diagram without MPS, MRD or MPP instructions.

The number of MPS instructions in a program must equal the number of MPP instructions.


If the number of MPS instructions exceeds the number of MPP instruction a NOP instruction is set instead of the MPP instruction and the course of the program is changed accordingly.

If the number of MPP instructions exceeds the number of MPS instructions the logical sequence of the program is suspended. In this case, the program execution is not proceeded and the CPU returns an error message.

Program Example 1

MPS, MRD, MPP


The following program illustrates the use of instructions for programming combined connections.



Program Example 2

MPS, MRD, MPP

The following program illustrates the programming of instructions that output interim results in a series connection.



5.2.3 INV


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	•

Devices MELSEC Q

ĺ						Usable Dev	ices					
			Devices n, User)	File-		CNET/10 J_N_	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
l		Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)	U		
ĺ	_	_	_	_	_	_	_	_	_	_	_	1

GX IEC Developer



GX Developer

Set Data	Meaning	Data Type
_		_

Functions Operation result inversion

INV Inversion instruction


The INV instruction inverts the operation result preceding the INV instruction.

If the result is 1 before the operation it will be 0 afterwards.

If the result is 0 before the operation it will be 1 afterwards.

Program Example

The following program inverts the status of X0 and outputs the inverted signal at Y10.



Connection Instructions MEP, MEF

5.2.4 MEP, MEF


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	•

Devices MELSEC Q

			Devices n, User)	File-		CNET/10 J_N_	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
		Bit Word Register		Bit	Word	Module U□\G□	Žn	K, H (16#)	U			
F	-[_	_	_	_	_	_	_	_	_	_	1

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type
_	_	_

Functions

Operation result into pulse conversion

MEP Pulse generation at leading edge of operation result

The MEP instruction is used in cases where the applied instructions cannot output operation results as specified pulse output. The MEP instruction is set after the according instruction and generates one output pulse, when the input signal changes from 0 to 1 (at leading edge). The next pulse is generated when the input is at leading edge once again.

MEF Pulse generation at trailing edge of operation result

The MEF instruction is used in cases where the applied instructions cannot output operation results as specified pulse output. The MEF instruction is set after the according instruction and generates one output pulse, when the input signal changes from 1 to 0 (at trailing edge). The next pulse is generated when the input is at trailing edge once again.

These two instructions are especially suitable for multiple contacts connections. For example, multiple NO contacts (normally open contacts) connected in series would maintain the operation result 1 if they were all closed. If a relay was set by this operation result, it could not be reset. With a MEP instruction connected in series with these NO contacts the relay could be reset because the instruction outputs one pulse only, if the series connection result of all contacts changes from 0 to 1.




The MEP and MEF instructions will occasionally not function properly when pulse conversion is applied to contacts that are indexed by a subroutine or by a FOR/NEXT instruction. In this case, the EGP/EGF instruction has to be applied.

The MEP/MEF instruction operates with the operation results immediately prior to the MEP and MEF instructions. For this reason, an AND instruction should be used at the same position. The MEP and MEF instructions cannot be used at the LD or OR position.

Program Example

MEP

With leading edge from the series connection result at X0 and X1, the following program sets the relay M0.



Connection Instructions EGP, EGF

5.2.5 EGP, EGF

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	•

Devices MELSEC Q


				l	Jsable Devi	ices					
	Internal Devices (System, User) File-			MELSE(Direct		Special Function Module	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	U□\G□	Žn	K, H (16#)	U		
d	● ¹	_	_	_	_	_	_	_	_	_	1

¹ V only

GX IEC Developer



GX Developer



Variables

Set Data	Meaning	Data Type
d	Edge relay, storing the operation result.	bit (V only)

Functions Setting of edge relays

EGP Setting an edge relay with leading edge of an operation result

The EGP instruction sets the edge relay (V) depending on the operation result of the preceding instruction. If the result changes from 0 to 1, the edge relay is set. On all other conditions of the EGP instruction, for example, changing from 1 to 0 or remaining at condition 1 or 0 the edge relay is not set.

EGF Setting an edge relay with trailing edge of an operation result

The EGP instruction sets the edge relay (V) depending on the operation result of the preceding instruction. If the result changes from 1 to 0, the edge relay is set. On all other conditions of the EGP instruction, for example, changing from 0 to 1 or remaining at condition 0 or 1 the edge relay is not set.

The EGP and EGF instructions are applied in subroutines or programs placed within FOR/NEXT instructions and operating with addressing via index registers (index qualification).


The EGP and EGF instructions can be used like an AND instruction.

Program Example

EGP

The following program first resets the index register Z0 to 0 and then calls the subroutine UP1 (1). With leading edge X0Z0 is set to X0 and V0Z0 is set to V0. Further, D0Z0 is set to D0 and incremented by 1.

After returning, the index register Z0 stores 1, and the subroutine is called again (2). With leading edge from X1, V1 is set and D1 is incremented.



5.3 Output Instructions

5.3.1 OUT

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•	•	•

Devices MELSEC A

		Usable Devices										tion	steps		Carry	Error										
			Bit	Devi	ices				١	Nord	l De	vice	s (1	6-bit)		Cons	stant	Poi	nter	Level	designa	of	5 66		Flag
	х	Υ	M	L	s	В	F	Т	С	D	w	R	AO	A1	Z	V	K	H (16#)	P	I	N	Digit des	Number		M9012	M9010 M9011
d		•	•	•	•	•																	•	$lacksquare^2$		


¹ In general, 1 step. Exception: 3 steps for programming internal relays or annunciators as a device for the OUT instruction. Refer to section "Programming an AnA, AnAS and AnU CPU" in the Programming Manual for the according number of steps.

Devices MELSEC Q

				ı	Jsable Dev	ices					
		Devices n, User)	File-	MELSE(Direct	CNET/10 J=N=	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)	DY		
d	●1	•	•	•	•	•	_	_	•	_	1 •²

¹ Except T,C,F

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type
d	Number of device to be set (1) or reset (0).	bit

² Index qualification only supplied with AnA, AnAS or AnU CPUs.

² 1 step using internal devices, 2 steps using direct access outputs DY, 3 steps using any other devices (incl. serial number access file registers).

Functions Output instruction

OUT Setting instructions for outputs

An output is set depending on the preceding input condition.

Several OUT instructions can be programmed in parallel following an input condition.

The operation result of an OUT contact can be used as input condition for the following program steps as NO contact (normally open) or NC contact (normally closed).

.

		OUT Instruction		If Bit of Word Device is designated		
Input Condition	Output Contact	Contact Type				
	Output Contact	NO Contact	NC Contact	Designated Bit		
0	OFF	Non-continuity	Continuity	0		
1	ON	Continuity	Non-continuity	1		


Operation Errors

See Programming Manual, part 1.

Program Example 1

OUT


The following program shows the programming of an OUT instruction using bit devices as outputs (Y33 through Y35).



Program Example 2

OUT

The following program shows the programming of an OUT instruction using bits of the word device D0 as outputs (bits b5 through b7).



5.3.2 OUT T, OUTH T

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•	•	•

Devices MELSEC A

										Us	able	e De	vice	s								ıtion	steps		Carry	Error
			Bit	Dev	ices				١	Vord	l De	vice	s (1	6-bit	i)		Con	stant	Poi	nter	Level	designation	of	5 <u>8</u>	Flag	Flag
	X	Υ	M	L	s	В	F	T	С	D	w	R	AO	A1	z	٧	K	H (16#)	Р	ı	N	Digit de:	Number	=	M9012	M9010 M9011
d								•									•	•					1			
● ¹										● ²							● ²						ı			


¹ Time setting

Devices MELSEC Q

				ı	Jsable Dev	ices					
		Devices n, User)	File-		CNET/10 J_N_	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit Word Regis		negister	Bit	Word	Module U⊡\G□	Žn	N.			
d	● ¹	_	_			_	_	_	_		4
● ²	_	●3	•	- •		•	_	● ⁴	_	_	4

¹ T only

GX IEC Developer



GX Developer

² Refer to section "Setting values of extension timers and counters" in the Programming Manual for an AnA, AnAS or AnU CPU.

² Time setting

³ Except T and C

⁴ Specification of time settings by decimal constants (K) only. Hexadecimal constants cannot be read.

Variables

Set Data	Meaning	Data Type
d	Number of timer.	bit
Set value	Time setting.	BIN 16 bit

Functions Setting timers

OUT T Low speed timer (100 ms)

OUTH T High speed timer (10 ms)

If the input condition of an OUT(H) T instruction is set, the timer contact is being set (1) and remains set for a specified time. This time is designated directly by a constant or variably by the value in a data register.

The operation result of the OUT(H) T contact is programmed as input condition in one (or several) following program step(s) like a common NO (normally open) or NC (normally closed) contact.

After the specified time has passed (actual value = setting value) the succeeding input contact is set.

Several OUT(H) T instructions can be programmed succeeding one single input condition.

Time	er as Output Co	ntact		Timer as Inp	ut Condition	
Туре	Contact Condition	Actual Value	Contact Con time setting		Contact Contac	
	Condition		NO contact	NC contact	NO contact	NC contact
100 ms	OFF	0	Non-continuity	Continuity	Non-continuity	Continuity
10 ms	OFF	U	Non-continuity	Continuity	Non-continuity	Continuity
100 ms retentive	OFF	Actual value	Non-continuity	Continuity	Continuity	Non-continuity
10 ms retentive	OFF	maintained	Non-continuity	Continuity	Continuity	Non-continuity

The operation result of a retentive timer is maintained until it is reset via an RST instruction.

A timer cannot process negative time settings (-32768 to -1). A time setting of 0 would be processed as 1.

The execution of the OUT(H) T instruction performs as follows:

The timer coil designated by d is set or reset.

The according timer contact is set or reset.

The time settings are refreshed.

If a program jumps to an OUT(H) T instruction while it is executed, the contact conditions and timer settings are maintained.

If one instruction is executed repeatedly within one cycle, the value of the repetitions is refreshed.

Designation of counter coils and contacts via index registers (index qualification) can only be achieved with the index registers Z0 and Z1.


NOTE The register for the timer setting must not be designated indirectly!

Please refer to chapter A.3.4 for more informations about timers.

Program Example 1

OUT T


10 seconds after setting X0, the following program sets the outputs Y10 and Y14. A low speed timer (100 ms) is used.



Program Example 2

OUT T


The following program reads the time setting via the inputs X10 to X1F in BCD data format. With leading edge from X0 BCD data is converted into BIN data first and stored in D10. After setting X2 the time setting is read. After the set time has passed Y15 is set. A low speed timer (100 ms) is used.



Program Example 3

OUTH T

250 ms after setting X10 the following program sets the output Y10. A high speed timer (10 ms) is used.



5.3.3 OUT C

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•	•	•

Devices MELSEC A

										Us	abl	e De	vice	es								tion	steps		Carry	Error
			Bit	Dev	ices				٧	Vord	De	vice	s (1	6-bit	t)		Cons	stant	Poi	nter	Level	designation	of	Index	Flag	Flag
	х	Υ	M	L	s	В	F	T	С	D	w	R	A0	A1	z	٧	K	H (16#)	Р	ı	N	Digit des	Number	u I	M9012	M9010 M9011
d									•								•	•								
● ¹										• ²							● ²	•					ı			


¹ Count setting

Devices MELSEC Q


				l	Jsable Dev	ices					
	Internal (Systen	Devices 1, User)	File-		CNET/10 J_N_	Special Function Module	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit Word			Žn	N	U		
d	● ¹	_	_	_	_	_	_	_	_		4
$lacksquare^2$	_	•3	•		•	•		•4	_		4

¹ C only

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type
d	Number of counter.	bit
Set value	Count setting.	BIN 16-bit

² Refer to section "Setting values of extension timers and counters" in the Programming Manual for an AnA, AnAS or AnU CPU.

² Count setting

³ Except T and C

⁴ Specification of count settings by decimal constants (K) only. Hexadecimal constants cannot be read.

Output Instructions OUT C

Functions Setting counters

OUT C Counter

If the input condition for an OUT C instruction is set, the actual value of the counter is increased by 1.

The operation result of the OUT C contact is programmed as input condition in one (or several) following program step(s) like a common NO (normally open) or NC (normally closed) contact.

After the counter has reached the setting value the succeeding input contact is set.

If the input condition of the OUT C instruction remains set, the counting operation is not proceded. Therefore, the counter does not require pulse input.

After completion of the counter operation the count setting and operation result can only be reset via an RST instruction.

If the extension counters C256 to C1023 are used with an AnA, AnAS or AnU CPU, refer to the section "Setting values of extension timers and counters" in this Programming Manual.

A counter cannot process negative count settings (-32768 to -1). A count setting of 0 would be processed as 1.

Designation of counter coils and contacts via index registers (index qualification) can only be achieved with the index registers Z0 and Z1.


NOTE The register for the count setting must not be designated indirectly!

Please refer to chapter A.3.5 of this manual for more information about counters.

Program Example 1

OUT C


After X0 has been set for 10 times, the following program sets Y30 and if X1 is set resets Y30.



Program Example 2

OUT C

The following program sets the setting value in C10 to 10 (D0 =10) with leading edge from X0, and to 20 (D0 =20) with leading edge from X1. If X3 is set, the counter starts counting and sets Y30 when it reaches the setting value in D0.



5.3.4 OUT F

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•	•	•

Devices MELSEC A

				Usable Devices												tion	steps		Carry	Error						
			Bit	Devi	ces				١	Nord	l De	vice	s (1	6-bit)		Cons	stant	Poi	nter	Level	designati	of st	qex	Flag	Flag
	Х	Y	M	L	s	В	F	Т	С	D	w	R	ΑO	A1	Z	V	K	H (16#)	Р	I	N	Digit des	Number	드	M9012	M9010 M9011
d							•																● ¹	● ²		


¹ In general, 1 step. Exception: 3 steps for programming internal relays or annunciators as device for the OUT instruction. Refer to section "Programming an AnA, AnAS, and AnU CPU" in the Programming Manual for the according number of steps.

Devices MELSEC Q


					ι	Jsable Dev	ices					
			Devices n, User)	File-		CNET/10 J=N=	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
		Bit Word		Register	Bit	Word	Module U□\G□	Zn	K, H (16#)			
Γ	d	● ¹	_	_	_	_	_	_	_	_	_	4

¹ F only

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type
d	Number of annunciator to be set.	bit (F only)

² Index qualification only supplied with AnA, AnAS or AnU CPUs.

Functions Output of annunciators

OUT F Annunciator (Q series and System Q)

If the input condition of an OUT F instruction is set, the annunciator is set and the following operations are performed:

The number of annunciator is displayed on the LED display of the CPU (Q3A and Q4AR), and the "USER" LED lights up.

The numbers of set annunciators are stored in the special registers SD64 through SD79.

The value in SD63 is incremented by 1.

If special register SD63 stores the value 16, i.e. 16 numbers of set annunciators are stored, no further numbers are stored in the range of SD64 through SD79.

If an annunciator is reset via an OUT instruction, the reading on the LED display, the condition of the "USER" LED, and the content of the special registers SD63 through SD79 are maintained.

Annunciators, registers, and displays are cleared via the RST F instruction.

OUT F Annunciator (A series)

If a program sets an annunciator (F), the ERROR LED and the according LED displays on the CPU module light up. The number of set annunciators is stored in a special register. Refer to the Programming Manual, part 1 for further details.


Annunciators must not be set via an OUT instruction, because in that case the LED error display does not correspond to the contact condition of the output instruction. To avoid this, an annunciator should be set via the SET instruction. Setting an annunciator via an OUT instruction also leads to a reset of the annunciator if the input condition is reset. The LED displays the condition of the ERROR LED, and the content of the special registers are maintained.

Output Instructions OUT F

Program Example (Q series)

OUT F

If X0 is set, the following program sets the annunciator F7. The number 7 is stored in the registers SD64 through SD79. The value in register SD63 is incremented by 1 (i.e. 1 number of annunciator stored).



¹ X0 is set

5.3.5 SET

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•	•	•

Devices MELSEC A

										Us	able	e De	vice	s								tion	steps		Carry	Error
			Bit	Devi	ces				٧	Vord	l De	vice	s (10	6-bit)		Cons	stant	Poi	nter	Level	designation	of	Index	Flag	Flag
	X	Y	M	L	s	В	F	T	С	D	w	R	AO	A1	Z	V	K	H (16#)	Р	-	N	Digit des	Number	JUI	M9012	M9010 M9011
d		•	•	•	•	•																	1 ●1	● ²		


¹ The number of steps is 3, if internal relays, link relays, or annunciators (M, B, F) are set via the SET instruction, or if an internal relay or any word device is reset.

Devices MELSEC Q

				ι	Jsable Dev	ices						
		Devices n, User)	File-	MELSE(Direct	CNET/10 J=N=	Special Function	Index Register	Constant	Ot	her	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)	BL	DY		
d	•	•	•	•	•	•	_	_	•		_	1 •1

¹ 1 step using internal devices, 2 steps using direct access outputs DY or SFC blocks (BL), 3 steps using any other devices (incl. serial number access file registers), 4 steps using timers (T) or counters (C).

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type
d	Number of bit device (output contact) to be set / word device bit designation.	bit

² Index qualification only supplied with AnA, AnAS, or AnU CPUs.

Output Instructions SET


Functions Setting of devices

SET Set instruction

The SET instruction consists of a SET command followed by a number (address) of device d to be set.

After execution of the input condition the SET instruction and the number of device d are set or the designated bit of a word device is set to 1.


If the input condition is reset once again, the set device remains set. A device can be reset via the RST instruction.



Program Example 1

SET


If X8 is set, the following program sets the output Y8B. If X9 is set, Y8B is reset.



Program Example 2

SET

If X8 is set, the following program sets bit 5 (b5) in D0 from 0 to 1. If X9 is set, this bit is reset.



5.3.6 RST

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•	•	•

Devices MELSEC A


										Us	able	e De	vice	s								ıtion	steps		Carry	Error
			Bit	Devi	ices				١	Nord	l De	vice	s (10	6-bit	:)		Cons	stant	Poi	nter	Level	designatio	of	Index	Flag	Flag
	х	Υ	M	L	s	В	F	Т	С	D	w	R	AO	A1	z	٧	K	H (16#)	Р	ı	N	Digit de	Number	ın	M9012	M9010 M9011
d		•	•	•	•	•		•	•	•	•	•	•	•	•	•							1 ●1	● ²		

¹ The number of steps is 3, if internal relays, link relays, or annunciators (M, B, F) are set via the SET instruction, or if an internal relay or any word device is reset.


Devices MELSEC Q

				ı	Jsable Dev	ices						
		Devices n, User)	File-	MELSE(Direct	CNET/10 J=N=	Special Function	Index Register	Constant	Otl	her	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)	BL	DY		
d	•	•	•	•	•	•	•	_	_	•	_	2

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type
d	Number of bit device (output contact) to be reset / word device bit designation.	bit ●¹

¹ A special function of the RST_M instruction is the capability to reset entire word devices. Thus, less steps are required than using a MOV instruction with the constant K0.

² Index qualification only supplied with AnA, AnAS, or AnU CPUs.

Output Instructions RST


Functions Resetting devices

RST Reset instruction

The RST instruction consists of an RST command followed by a number (address) of device d to be reset.

After execution of the RST instruction input and output contacts of bit devices are switched off (0), actual values of timers and counters (T, C) are reset to 0 and the according contacts are switched off, the designated bit of a word device is reset to 0, and the content of word devices is reset to 0.


In the following diagram the function of the RST instruction is identical to that of the MOV instruction on the right. X10 serves as RST input.



Program Example 1

RST


With leading edge from X0, the following program stores the content at X10 through X1F in the data register D8. If X5 is set, the content of D8 is reset to 0.



Program Example 2

RST T, C

The following program illustrates resetting of retentive timers and counters. In the first program step T225 is set, if X4 has been set for 30 minutes (18000 seconds). In the second program step C23 counts the number of times T225 is set. If this timer is set for 16 times (setting value of C23 = 16) the output Y55 is set. If X5 is set, the counter will be reset to 0.



5.3.7 SET F, RST F

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•	•	•

Devices MELSEC A

										Us	able	e De	vice	s								tion	steps		Carry	Error
			Bit	Devi	ces				١	Nord	l De	vice	s (1	6-bit)		Cons	stant	Poi	nter	Level	designatio	of	qex	Flag	Flag
	х	Y	M	L	s	В	F	Т	С	D	w	R	AO	A1	Z	V	K	H (16#)	Р	ı	N	Digit des		드	M9012	M9010 M9011
d							•																3	● ¹		


¹ Index qualification only supplied with AnA, AnAS, or AnU CPUs.

Devices MELSEC Q

				ι	Jsable Dev	ices					
		Devices n, User)	File-	MELSE(Direct		Special Function Module	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	U□\G□	Žn	K, H (16#)	U		
d	● ¹	_	_	_	_	_	_	_	_	_	3

¹ F only.

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type
d (SET)	Number of annunciator to be set.	bit (F only)
d (RST)	Number of annunciator to be reset.	bit (F only)

SET F, RST F Output Instructions

Functions Setting and resetting of annunciators (Q series and System Q)

SET F Set instruction

The SET F instruction consists of a SET command followed by a number (address) of device d to be set. After execution of the input condition, the SET instruction and the designated device number d are set. The SET instruction outputs a pulse to set an annunciator.

The following procedures are executed:

The number (address) of the annunciator is displayed on the LED display of the CPU (Q3A and Q4AR), and the "USER" LED lights up.

The numbers (addresses) of set annunciators are stored in the registers SD64 through SD79.

The value in SD63 is incremented by 1.

If special register SD63 stores the value 16, i.e. 16 numbers of set annunciators are stored, no further numbers are stored in the range of SD64 through SD79.

RST F Reset instruction


The RST F instruction consists of an RST command followed by a number (address) of device d to be reset.

After execution of the input condition the RST instruction is set and the designated device number is reset. The output signal resetting an annunciator is a pulse.

The number of a reset annunciator is cleared from the registers SD64 through SD79 and the value in register SD63 is decremented by 1. If the value in the register SD63 was 16 and annunciators are cleared from this register via an RST F instruction then those annunciator numbers are stored that could not be stored before. These annunciator numbers are stored in the cleared registers within SD64 through SD79.

If the value in special register SD63 is decremented to 0 and all annunciators are reset, LED display and "USER" LED turn off.

In the diagram below F30 is set in a first step (1) but cannot be registered because there are 16 numbers already stored. In a second step (2) F90 is reset. Thus, in a third step (3) F30 can be stored in SD79 because the other stored annunciators are shifted up by one cleared register (SD65).



Output Instructions SET F, RST F

Setting and resetting of annunciators (A series)


SET F/ RST F Set / reset instruction

If an annunciator F is set or reset via the SET/RST instruction, the according LED displays, the condition of the error LED on the CPU, and the content of the according special register change. Annunciators are set or reset by pulse signals.

Program Example

SET F/ RST F (Q series and System Q)

If X1 is set, the following program sets the annunciator F11. The number 11 is stored in the registers SD64 through SD79 and the value in SD63 is incremented by 1 (1). Then, if X2 is set, the annunciator F11 is reset. The number 11 is cleared from the special registers SD64 through SD79 and the value in SD63 is decremented by 1 (2).



5.3.8 PLS, PLF

CPU

AnS	AnN	AnA (S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•	•	•

Devices MELSEC A


										Us	able	e De	vice	s								ıtion	steps		Carry	Error
		_	Bit	Devi	ces	-	_		١	Vord	l De	vice	s (16	6-bit)		Con	stant	Poi	nter	Level	designatio	of	ndex	Flag	Flag
	х	Υ	M	L	s	В	F	Т	С	D	w	R	AO	A1	z	V	K	H (16#)	Р	ı	N	Digit des	Number	oul	M9012	M9010 M9011
d		•	•	•	•	•	•																3 ●1	● ²		

¹ Refer to section "Programming an AnA, AnAS, and AnU CPU" in the Programming Manual for the according number of steps.

Devices MELSEC Q

				ı	Usable Dev	ices					
	Internal (Systen	Devices 1, User)	File-		CNET/10 J=N=	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)	DY		
d	•	•	•	•	•	•	_	_	•	_	2

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type
d	Device of which the output signal is converted into a pulse.	bit

² Index qualification only supplied with AnA, AnAS, or AnU CPUs.

Output Instructions PLS, PLF


Functions

Leading edge and trailing edge output

PLS Output at leading edge


The PLS instruction consists of the PLS command followed by the number of device d to be set.

The PLS instruction (pulse) with leading edge from the input condition sets a device for one program scan. If the designated device is already set, this device will be reset for one program scan.



¹ One scan

If the RUN/STOP key switch on the CPU unit is set to STOP while a PLS instruction is executed, the PLS instruction will not be executed further on after the switch is set back to RUN even if the input condition is still set.



¹ END processing

If a latch relay is designated by a PLS instruction, and the power is turned OFF while a latch relay is set, after turning ON the power again the designated latch relay is set for one scan.

² RUN/STOP switch of the CPU switched from RUN to STOP


³ RUN/STOP switch of the CPU switched from STOP to RUN

⁴ One scan of PLS M0

PLF Output at trailing edge

The PLF instruction consists of the PLF command followed by the number of device d to be set.

The PLF instruction with trailing edge from the input condition sets a device for one program scan. If the designated device is already set, this device will be reset for one program scan.



¹ One scan

If the RUN/STOP switch of the CPU unit is set to STOP while a PLS instruction is executed, the PLS instruction will not be executed further on after the switch is set back to RUN even if the input condition is still set.


NOTE

The device d designated by a PLS or PLF instruction remains set for more than one program scan if a CJ or similar instruction was applied to jump to the PLS or PLF instruction and the part of program was not executed.

Program Example 1

PLS

With leading edge from X9, the following program sets the internal relay M9 for one program scan.




¹ One scan

Output Instructions PLS, PLF

Program Example2

PLF

With trailing edge from X9, the following program sets the internal relay M9 for one program scan.



¹ One scan

5.3.9 FF


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	•

Devices MELSEC Q

				l	Usable Dev	ices					
		Devices n, User)	File-		CNET/10 J_N_	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)	DY		
d	d • • • •					•	_	_	•	_	2

GX IEC Developer



GX Developer

```
[FF d ]
```

Set Data	Meaning	Data Type
d	Number of bit device or designated bit of word device to be inverted.	bit

Output Instructions FF

Functions Bit device output inversion


FF Inversion of bit output device

The FF instruction inverts the operation condition of the device designated by d with leading edge at the input of the FF instruction. The device can be a bit device or a specified bit of a word device. If the condition of the output device is set (1) it will be reset (0) after inversion. If the condition of the output device is reset (0), it will be set (1) after inversion.

Program Example 1

FF


With leading edge from X9, the following program inverts the output condition of Y10.



Program Example 2

FF

With leading edge from X9, the following program inverts bit 10 (b10) of D10.



5.3.10 CHK

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•				

Devices MELSEC A

										Us	sabl	e De	vice	s								designation per of steps	sday		Carry	Error
			Bit	Dev	ices			Word Devices (16-bit)						Constant Pointer L			Level	signa	of	Index	Flag	Flag				
	X	Υ	M	L	s	В	F	T	С	D	w	R	AO	A1	Z	٧	K	H (16#)	Р	_	N	Digit des	Number	ı	M9012	M9010 M9011
d1		•	•	•	•	•	•																			
d2 ● ¹		•	•	•	•	•	•	•	•	•	•	•	•	•	•							K1 ↓ K4	5			

¹ Device d2 does not affect program execution (dummy device).

GX IEC Developer



Set Data	Meaning	Data Type
d1	Number of bit device of which the output signal is reversed.	bit
d2	Dummy device.	bit

Output Instructions CHK

Functions Bit device output reverse (A series)

General notes

The CHK instruction varies in function depending on the operation mode. In direct I/O control mode (except AnA and A2C CPUs) the CHK instruction performs a failure check. Using an AnS or AnN CPU in refresh I/O control mode the CHK instruction reverses the operation condition of an output device (flip-flop).

CHK Bit device output reverse

A complete CHK instruction consists of the CHK command, a device d1 of which the operation condition is to be reversed, and a dummy device d2.

If the input condition of the CHK instruction is set, the operation condition of the device designated by the CHK instruction is reversed. After resetting and setting the input condition once again the designated device is reset to its initial condition.

Although d2 is only a dummy device, it has to be specified (see table of usable devices). If a bit device is specified for d2, the digit has to be specified with K1 through K4. Any value can be specified because it is dummy data. The device d2 can be used freely for other purposes.


The CHK instruction described here, is only executed in refresh mode.

The reversal of the operation condition of an output device must maintain for at least one program scan time.

Program Example

CHK

With leading edge from X5, the following program reverses the output condition of Y10.



5.3.11 DELTA, DELTAP


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	•

Devices MELSEC Q

		Devices n, User)	File-	MELSECNET/10 Direct J□N□		Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)	DY		
d	_	_	_	_	_	_	_	_	•	SM0	2

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type
d	Number of direct access output to generate pulse at.	bit ● ¹

¹ direct access outputs only

Functions


Generating pulses at direct access outputs

DELTA Pulse conversion of contacts

The DELTA instruction generates a pulse at a direct access output (DY) designated by d, i.e. the output is set for a certain time only.

If the output designated by the DELTA instruction is DY0, the executed function is identical to that of the SET/RST instruction (see diagram).

The DELTA(P) instruction is used by commands for leading edge execution in special function units.



Operation Errors


In the following cases an operation error occurs and the error flag is set:

 The number of output designated by d exceeds the output range (error code: 4101).

Program Example

DELTAP

With leading edge from X20, the following program presets CH1 of the AD61 output unit mounted at slot 0 of the main base unit. The preset value 0 is stored at addresses 1 and 2 of the AD61 buffer memory. The DELTAP instruction outputs the preset instruction at DY11.



5.4 Shift Instructions

5.4.1 SFT, SFTP

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•	•	•

Devices MELSEC A

											Us	able	e De	vice	s								tion	steps		Carry	Error
				Bit	Devi	ces				١	Vord	l De	vice	s (16	6-bit	:)		Cons	stant	Poi	nter	Level	designation	ō	dex	Flag	Flag
)	Х	Υ	M	L	s	В	F	Т	С	D	W	R	AO	A1	z	V	K	H (16#)	Р	-	N	Digit de	Number	드	M9012	M9010 M9011
d			•	•	•	•	•	•																3 ●1	• ²		


¹ Refer to section "Programming an AnA, AnAS, and AnU CPU" in the Programming Manual for the according number of steps.

Devices MELSEC Q

ſ					Į	Jsable Dev	ices					
		Internal (Systen	Devices n, User)	File-	MELSE(Direct		Special Function	Index Register	Constant	Other	Error Flag	Number of steps
l		Bit	Word	Register	Bit	Word	Module U□\G□	Žn	DY	U		
ſ	d	● ¹	● ¹	• ¹	● ¹	● ¹	• ¹	_	_	•	_	2

¹ Except T and C

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type
d	Number of device to be shifted.	bit

² Index qualification only supplied with AnA, AnAS, or AnU CPUs.

Shift Instructions SFT, SFTP

Functions Shift instruction


SFT Shifting bit devices

The SFT instruction shifts devices by one bit. Devices are only shifted via the SFT instruction, if the input condition is set (leading edge).

The instruction shifts the condition of a device (specified by d-1) to the destination address d. The condition of the device with the lower address d-1 is reset. The shifted number of device can be set via the SET instruction.

If several SFT instructions are applied consecutively, the program starts from the device with the higher number.

The program below sets the internal relay M10 if X2 is set (2,3). The condition of M10 (1) is shifted via the SFT P instruction within the shift range (1).




If bits in word devices are shifted, the condition (0/1) of the bit d-1 is shifted to d. The bit d-1 is reset after the SFT instruction. In the following illustration bit 5 (b5) in D0 is shifted. Bit 4 (b4) is reset after execution of the instruction.

Program Example

SFT

With leading edge from X8, the following program shifts the condition of Y57 to Y5B. With leading edge from X7, Y57 is set.



MC, MCR

5.5 Master Control Instructions

5.5.1 MC, MCR

NOTE

These instructions should not be used within the IEC editors.

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•	•	•

Devices MELSEC A

										Us	able	e De	vice	s								tion	of steps		Carry	Error
			Bit	Devi	ices				١	Vord	l De	vice	s (10	6-bit	()		Cons	stant	Poi	nter	Level	designation	of st	Index	Flag	Error Flag
	X	Y	M	L	s	В	F	Т	С	D	w	R	AO	A1	Z	٧	K	H (16#)	Р	ı	N	Digit des	Number	<u>n</u>	M9012	M9010 M9011
n																					•		3/5	● ¹		
d		•	•	•	•	•	•																● ²			


¹ Index qualification only supplied with AnA, AnAS, or AnU CPUs.

Devices MELSEC Q

				ı	Jsable Dev	ices						
		Devices n, User)	File-	MELSE(Direct	CNET/10 J=N=	Special Function	Index Register	Constant	Otl	her	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Zn	K, H (16#)	N	DY		
n		_	_		_	_	_		•		_	1/2
d	•	•	•	•	•	•	_			•	_	● ¹

¹ The number of steps is 2 for the MC instruction and 1 step for the MCR instruction.

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type
n	Level of nesting (A series = $N0 - N7$, Q series and System Q = $N0 - N14$).	Nesting
d	Number of device to set nesting.	bit

² The number of steps for the MC instruction is 5 and for the MCR instruction is 3. Refer to section "Programming an AnA, AnAS, and AnU CPU" in the Programming Manual for the according number of steps.

Functions Setting and resetting master control


General notes

The MC instruction is applied to create highly efficient ladder switching sequence programs. After setting the input condition, the program part between the destination d and the MCR instruction is executed. The master control regions are distinguished by nesting (N0 through N7 for the A series, and N0 through N14 for the Q series and the System Q).

Since the GX IEC Developer Software does not allow a vivid programming of the MC/MCR instruction, here the ladder diagrams of the GX Developer Software are shown as an illustration.

The ladder diagram illustrates the function of the MC instruction. If the input X0 is reset, the program part in level 1 (designated by N1) is skipped (1). If X0 is set, the program part from N1 to the MCR instruction is executed (2).

When programming in the ladder mode, it is not necessary to input MC contacts on the vertical bus. These are displayed automatically.



MC Activating indicated program parts

The MC instruction is the start instruction for master control to process a specified program part. If the input condition of the MC instruction is set, the devices between the MC and the MCR instruction are processed regularly.

The devices between the MC and the MCR instruction are even processed after the input condition of the MC instruction is reset. Therefore, the program scan time in this case is not decreased. When the input condition is reset, the devices between the MC and the MCR instruction are processed as follows:

Devices	Processing
10 ms timer 100 ms timer	Count value setting is reset to 0. Input and output contacts are reset (0).
Retentive 10 ms timer (Q series & System Qonly) Retentive 100 ms timer Counter	Count value setting and condition of input contacts remained. Output contact is reset (0).
Devices in the OUT instruction	All outputs are reset.
Devices in the SET, RST, and SFT instruction	Actual status remained.

Master Control Instructions MC, MCR

NOTE

If an instruction that does not require any input condition (e.g. FOR/NEXT, EI, DI) is placed between the MC and MCR instructions, this instruction is executed by the PLC without regard to the input condition of the MC instruction.

For one MC instruction, identical nesting levels n are allowed, provided that different numbers (addresses) of devices are set.

After setting the MC instruction the device designated by d is set. If this device is designated as input condition elsewhere in the program, the contacts are processed as double contacts and set or reset in parallel. Therefore, the device designated by d should not be used within other instructions.


MCR Deactivating indicated program parts

The MCR instruction resets the MC instruction and indicates the end of the program part for master control.


The MCR instruction must not be set via an input contact.

Notes on programming nesting numbers (addresses):

The Q series and the System Q provides 15 nesting levels from N0 to N14; the A series provides 8 nesting levels from N0 to N7. The first master control region designated by the MC instruction has to start with the lowest nesting address and the first MCR instruction has to start with the highest nesting address. If nesting addresses are designated in a different order, the nesting levels (1, 2) are not processed accurately by the PLC. The following diagram illustrates this case.



If several MCR instructions are progammed consecutively, the program can be shortened by placing one MCR instruction only with the lowest nesting address to finish all MC program parts.




Master Control Instructions MC, MCR

Program Example


MC, MCR

The MC instruction designates a nesting address N to specify the nesting level. Nesting addresses can be designated within N0 to N14 for the Q series and the System Q, or within N0 to N7 for the A series respectively.

The nesting addresses determine the execution sequence of MC program parts. The following program illustrates designation of different execution levels by nesting addresses. For better comprehensibility the GX Developer ladder diagram is shown:



In addition the GX IEC Developer ladder diagram is shown:



5.6 Termination Instructions

5.6.1 FEND

NOTE

This instruction should not be used within the IEC editors.

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•	•	•


Devices MELSEC A

									Us	able	e De	vice	s								tion	steps		Carry	Error
		Bit Devices Word Devices (16-bit) Constant													Poi	nter	Level	designation	of	dex	Flag	Flag			
X	Y	M	L	s	В	F	Т	С	D	w	R	AO	A1	Z	V	K	H (16#)	P	I	N	Digit des	Number	oul	M9012	M9010 M9011
																						1			•

Devices MELSEC Q

			ι	Jsable Devi	ices					
	Devices n, User)	File-	MELSE(Direct	CNET/10 Junu	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
Bit Word		Vord Register I		Word	Module U□\G□	Žn				
_	_	_	_	_	_	_	_	_	SM0	1

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type
_		_

Functions End of main routine program

FEND End of program branches


The FEND instruction specifies the end of a program branch. This branch can either be a main routine program or a subroutine program.

After execution of the FEND instruction the program jumps to the END instruction. The execution of internal processes like timer/counter processing or CPU self-diagnostics check begin at program step 1 again.

The program example on the left shows the termination of program branches invoked via the CJ (conditional jump) instruction.

After execution of the CJ instruction the invoked program part is executed up to the next FEND instruction. Without execution of the CJ instruction the program jumps back to program step 0 after the next FEND instruction.

The program example on the right shows the execution of the FEND instruction in order to split a main routine program from a sub-routine or interrupt program.



¹ Main routine program

NOTE

In the instruction list of the GX Developer the FEND instruction has to be programmed by the user. After this program organization unit has been processed no further one will be executed because it would follow the FEND instruction.

Alternatively to this programming the IEC editor can be used. In that case the FEND instruction would be set by the GX IEC Developer compiler automatically.

² Subroutine program

³ Interrupt program

Termination Instructions FEND

Operation Errors

In the following cases an operation error occurs and the error flag is set:

● The FEND instruction is executed after a CALL, FCALL, ECALL, or EFCALL instruction and before a RET instruction (Q series and System Q = error code 4211).

- ◆ The FEND instruction is executed after a FOR instruction and before a NEXT instruction (Q series and System Q = error code 4200).
- The FEND instruction is executed during an interrupt program and before an IRET instruction (Q series and System Q = error code 4221).
- The FEND instruction is executed after a CHKCIR instruction and before a CHKEND instruction (Q series and System Q = error code 4230).
- The FEND instruction is executed after an IX instruction and before an IXEND instruction (Q series and System Q = error code 4231).

5.6.2 END

NOTE

This instruction should not be used within the IEC editors.

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•	•	•


Devices MELSEC A

										Us	able	Dev	Usable Devices																							
			Bit	Dev	ices				١	Nord	De	vice	s (16	6-bit)		Con	stant	Pointer Level		Pointer Level		Pointer Level			Pointer Level			nt Pointer Leve			signati	of steps	xəp	Flag	Flag
	Χ	Υ	M	L	s	В	F	Т	С	D	w	R	AO	A1	Z	V	K	H (16#)	P	ı	N	Digit des	Number	oul	M9012	M9010 M9011										
																							1			•										


Devices MELSEC Q

					Usable Dev	ices					
	Internal Devices (System, User)		File-		CNET/10 J=N=	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Zn	K, H (16#)	U		
_	_	_	_	_	_	_	_	_	_	SM0	1

GX IEC Developer



GX Developer




Set Data	Meaning	Data Type
_	_	_

Functions End of sequence program

END End of sequence program

The END instruction specifies the end of a program. Executing the END instruction the program jumps back to program step 0.




¹ Sequence program

The END instruction cannot be applied in a program routine. A program routine is terminated by the FEND instruction.

If the END instruction is missing in a program an error message is returned when starting the program, and the program execution is terminated by the PLC. Without the END instruction operation errors even occur, if the capacity of a subprogram is set by parameters.

The following diagram illustrates appropriate programming of the END and FEND instruction:



¹ Main routine program

NOTE

The FEND instruction will be set by both the GX IEC Developer and the GX Developer automatically.

² Subroutine program

³ Interrupt program

⁴ Sequence program

Operation Errors

In the following cases an operation error occurs and the error flag is set:

- The jump destination of a CJ, SCJ, or JMP instruction is allocated after the END instruction.
- A subprogram or interrupt routine allocated after the END instruction is called.
- The END instruction is executed after a CALL, FCALL, ECALL, or EFCALL instruction and before a RET instruction (Q series and System Q = error code 4211).
- The END instruction is executed after a FOR instruction and before a NEXT instruction (Q series and System Q = error code 4200).
- The END instruction is executed during an interrupt program and before an IRET instruction (Q series and System Q = error code 4221).
- The END instruction is executed after a CHKCIR instruction and before a CHKEND instruction (Q series and System Q = error code 4230).
- The END instruction is executed after an IX instruction and before an IXEND instruction (Q series and System Q = error code 4231).

5.7 Miscellaneous Instructions

5.7.1 STOP

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•	•	•


Devices MELSEC A

									Us	able	e De	vice	s								ıtion	steps		Carry	Error
		Bit	Dev	ices				١	Nord	l De	vice	s (10	6-bit	i)		Con	stant	Poi	nter	Level	signat	ot	Index	Flag	Flag
х	Υ	M	L	s	В	F	Т	C	D	w	R	AO	A 1	z	V	K	H (16#)	P	I	N	Digit des	Number	Jul	M9012	M9010 M9011
																						1			

Devices MELSEC Q

			Usable Devices												
		Internal (Systen	Devices n, User)	File-	MELSE(Direct	CNET/10 Junu	Special Function	Index Register	Constant	Other	Error Flag	Number of steps			
		Bit Word		Register	Bit	Word	Module U□\G□	Žn	K, H (16#)	U					
F	_	_	_	_	_	_	_	_	_	_	SM0	1			

GX IEC Developer



GX Developer




Set Data	Meaning	Data Type
_		_

Functions Sequence program stop

STOP Stop instruction


If the input condition of the STOP instruction is set, all outputs (Y) are reset and all operations of the PLC are terminated. The STOP instruction has the same function as the STOP position of the RUN/STOP key switch on the CPU.

On execution of the STOP instruction by a Q series or System Q CPU the 5th through the 8th bit (b4 through b7) in special register SD203 store the binary value 3.



¹ Binary value 3

On execution of the STOP instruction by an A series CPU the 9th bit (b8) in special register D9015 is set (1).



1 Bit is set (1)

In order to restart the operation of the PLC the RUN/STOP switch has to be switched to STOP and then to RUN again.

Switching the RESET switch to LATCH CLEAR after execution of the STOP instruction does not affect the content of the buffer memory. In order to clear the buffer memory the RUN/STOP switch has to be switched to STOP first and then the RESET switch to L.CL. (LATCH CLEAR).

Miscellaneous Instructions STOP

Operation Errors


In the following cases an operation error occurs and the error flag is set:

- The END instruction is executed after a CALL, FCALL, ECALL, or EFCALL instruction and before a RET instruction (Q series and System Q = error code 4211).
- The END instruction is executed after a FOR instruction and before a NEXT instruction (Q series and System Q = error code 4200).
- The END instruction is executed during an interrupt program and before an IRET instruction (Q series and System Q = error code 4221).
- The END instruction is executed after a CHKCIR instruction and before a CHKEND instruction (Q series and System Q = error code 4230).
- The END instruction is executed after an IX instruction and before an IXEND instruction (Q series and System Q = error code 4231).

Program Example

STOP

If X8 is set the following program terminates operation. All following program steps are executed after switching the RUN/STOP switch to STOP and to RUN again.



5.7.2 NOP

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•	•	•


Devices MELSEC A

			Usable Devices												ıtion	steps		Carry	Error						
		Bit	Dev	ices				V	Vord	De	vice	s (10	6-bit)		Cons	stant	Poi	nter	Level	designatio	of st	qex	Flag	Flag
Х	Y	M	L	s	В	F	Т	С	D	w	R	AO	A1	Z	V	K	H (16#)	Р	ı	N	Digit des	Number	oul	M9012	M9010 M9011
																						1			

Devices MELSEC Q

			ī	Usable Dev	ices					
	Devices n, User)	File-		CNET/10 J=N=	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
Bit Word		Register	Bit	Word	Module U□\G□	Žn	K, H (16#)			
_	_	_	_	_	_	_	_	_	_	1

GX IEC Developer



GX Developer



Variables

Set Data	Meaning	Data Type
_	_	_

Functions No operation program step

NOP No operation program step

The NOP instruction is a no-operation instruction that does not affect any other operations or program parts. The NOP instruction creates an empty logical program step that can be replaced by other program instructions during the development of a new program.

The NOP instruction is especially suitable for the following cases:

To provide space for debugging sequence programs.

To delete an instruction (overwrite it) without changing the number of steps.

To delete an instruction temporarily for later editing.

NOTE

After finishing program editing the NOP instructions should be deleted where possible in order to shorten program scan time.

Program Example 1


NOP

The following program contains a NOP instruction to replace the contact connection AND for debugging purposes.

Program Example 2


NOP

The following program example contains a NOP instruction to replace an LD instruction.



NOP

The following program example contains a NOP instruction to replace an LD instruction.



NOTE

Input contacts (LD, LDI) should be replaced by a NOP instruction carefully, because the logical structure of the program is changed considerably.

6 Application Instructions, Part 1

The application instructions, part 1 comprise instructions that process numerical 16-bit and 32-bit data, floating point data, and character string data. Commonly, these basic instructions perform comparison and arithmetic operations.

Instruction	Meaning
Comparison operation instruction	Compares data to data (e.g. =, >, ≥)
Arithmetic operation instruction	Adds, subtracts, multiplies, divides, increments, and decrements BIN and BCD data, floating point data, and BIN block data Links character strings
Data conversion instruction	Converts data types (e.g. BCD -> BIN, BIN -> BCD)
Data transfer instruction	Transmits designated data
Program branch instruction	Program jump commands
Program execution control instruction	Enables and disables program interrupts
Refresh instruction	Refreshes bit devices, links, and I/O interfaces
Other convenient instructions	Count 1- or 2-phase input up or down, teaching timer, special function timer, rotary table near path rotation control, ramp signal, pulse density measurement, fixed cycle pulse output, pulse width modulation, matrix input

6.1 Comparison Operation Instructions

Comparison operation instructions compare data values (e.g. equal to =, greater than >, less than <). Programming the comparison operation instructions is similar to the corresponding basic instructions:

LD, LDI \Rightarrow LD=, LDD=

AND, ANI \Rightarrow AND=, ANDD=

 $OR, ORI \Rightarrow OR=, ORD=$

Function	MELSEC Instruction in MELSEC Editor	MELSEC Instruction in IEC Editor	Function	MELSEC Instruction in MELSEC Editor	MELSEC Instruction in IEC Editor
	LD=	LD_EQ_M		LD<=	LD_LE_M
	AND=	AND_EQ_M		AND<=	AND_LE_M
	OR=	OR_EQ_M		OR<=	OR_LE_M
	LDD=	LDD_EQ_M		LDD<=	LDD_LE_M
	ANDD=	ANDD_EQ_M		ANDD<=	ANDD_LE_M
	ORD=	ORD_EQ_M		ORD<=	ORD_LE_M
	LDE=	LD_EEQ_M	_	LDE<=	LD_ELE_M
=	ANDE=	AND_EEQ_M	≤	ANDE<=	AND_ELE_M
equal	ORE=	OR_EEQ_M	less equal	ORE<=	OR_ELE_M
	LD\$=	LD_STRING _EQ_M		LD\$<=	LD_STRING _LE_M
	AND\$=	AND_STRING _EQ_M		AND\$<=	AND_STRING _LE_M
	OR\$=	OR_STRING _EQ_M		OR\$<=	OR_STRING _LE_M
	BKCMP=	BKCMP_EQ_M		BKCMP<=	BKCMP_LE_M
	BKCMP=P	BKCMP_EQP_M		BKCMP<=P	BKCMP_LEP_M
	LD<>	LD_NE_M		LD<	LD_LT_M
	AND<>	AND_NE_M		AND<	AND_LT_M
	OR<>	OR_NE_M		OR<	OR_LT_M
	LDD<>	LDD_NE_M		LDD<	LDD_LT_M
	ANDD<>	ANDD_NE_M		ANDD<	ANDD_LT_M
	ORD<>	ORD_NE_M		ORD<	ORD_LT_M
	LDE<>	LD_ENE_M		LDE<	LD_ELT_M
≠	ANDE<>	AND_ENE_M	<	ANDE<	AND_ELT_M
not equal	ORE<>	OR_ENE_M	less than	ORE<	OR_ELT_M
	LD\$<>	LD_STRING _NE_M		LD\$<	LD_STRING _LT_M
	AND\$<>	AND_STRING _NE_M		AND\$<	AND_STRING _LT_M
	OR\$<>	OR_STRING _NE_M		OR\$<	OR_STRING _LT_M
	BKCMP<>	BKCMP_NE_M		BKCMP<	BKCMP_LT_M
	BKCMP<>P	BKCMP_NEP_M	_	BKCMP <p< td=""><td>BKCMP_LTP_M</td></p<>	BKCMP_LTP_M

Function	MELSEC Instruction in MELSEC Editor	MELSEC Instruction in IEC Editor	Function	MELSEC Instruction in MELSEC Editor	MELSEC Instruction in IEC Editor
	LD>	LD_GT_M		LD>=	LD_GE_M
	AND>	AND_GT_M		AND>=	AND_GE_M
	OR>	OR_GT_M		OR>=	OR_GE_M
	LDD>	LDD_GT_M		LDD>=	LDD_GE_M
	ANDD>	ANDD_GT_M		ANDD>=	ANDD_GE_M
	ORD>	ORD_GT_M		ORD>=	ORD_GE_M
	LDE>	LD_EGT_M	_	LDE>=	LD_EGE_M
>	ANDE>	AND_EGT_M	≥	ANDE>=	AND_EGE_M
greater	ORE>	OR_EGT_M	greater equal	ORE>=	OR_EGE_M
	LD\$>	LD_STRING _GT_M		LD\$>=	LD_STRING _GE_M
	AND\$>	AND_STRING _GT_M		AND\$>=	AND_STRING _GE_M
	OR\$>	OR_STRING _GT_M		OR\$>=	OR_STRING _GE_M
	BKCMP>	BKCMP_GT_M		BKCMP>=	BKCMP_GE_M
	BKCMP>P	BKCMP_GTP_M		BKCMP>=P	BKCMP_GEP_M

NOTE

For the 16-bit comparison operation instructions, comparison commands with the same functional purpose are available in the IEC-standard library of the GX IEC Developer:


IEC Commands

Function	IEC Command	Meaning
=	EQ	Equal
<>	NE	Not Equal
<=	LE	Less Equal
<	LT	Less Than
>=	GE	Greater Equal
>	GT	Greater Than

Within the IEC editors please use the IEC commands.

Execution Conditions

The following illustration shows the execution conditions for the various comparison operation instructions.



NOTE


For comparison purposes, comparison operation instructions read all designated value types as negative BIN value numbers.

Comparison operation instructions process all designated data as binary data.

The result of the comparison operation 16#8000 > 16#7999 is FALSE (0), although TRUE (1) would be expected. The values are converted to BIN data and therefore bit 15 (b15) is set. If bit 15 is set, the value becomes negative.

Program Example 1

Comparison of two-digit BCD values:




 $8731_{\rm H}$ is processed as -30927 and $568_{\rm H}$ as 1384. The comparison operation then is -30927 > 1384 and Y10 is not set.

For comparison operation instructions with 32-bit data, the numerical input value has to be determined by a 32-bit instruction like DMOV. The instruction will not be carried out correctly, if the value was determined by a 16-bit instruction like MOV, because a 32-bit instruction always applies the n and (n+1) data value.

Program Example 2

Comparison instruction with 32-bit data:



The example shows two comparison operations with 32-bit data. The first program sets M5, because both values are determined by the 32-bit instruction DMOV.

The second program has no definite result, because the value in the upper bytes is not defined definitely.

NOTE

This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

6.1.1 =, < >, >, < =, <, > =

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•	•	•

Devices MELSEC A


		Usable Devices															ıtion	teps		Carry	Error					
			Bit	Dev	ices				١	Nord	l De	vice	s (10	6-bit)		Cons	stant	Poi	nter	Level	designation	of steps	Index	Flag	Flag
	X	Y	M	L	s	В	F	Т	С	D	w	R	AO	A 1	Z	٧	K	H (16#)	Р	ı	N	Digit des Number		Inc	M9012	M9010 M9011
s1	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•				K1	5/7			
s2	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•				K4	● ¹			

¹ The number of steps is 7, provided the index function was started, the digit designation of a bit device is not K4, and the head adress of a bit device is not a multiple of 8 (or 16 for the A3H, A3M, AnA, AnAS and AnU CPU). Refer to chapter "Programming an AnA, AnAS, and AnU CPU" in this Programming Manual for the according number of steps.

Devices MELSEC Q

		Devices n, User)	File	MELSE(Direct	CNET/10 J=N=	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)			
s1	•	•	•	•	•	•	•	•	_	_	- 3
s2	•	•	•	•	•	•	•	•	_		3

GX IEC Developer



GX Developer



Variables

Set Data	Meaning	Data Type
s1	Compositive data as device staring compositive data	DIN 16 bit
s2	Comparative data, or device storing comparative data	BIN 16-bit

Functions BIN 16-bit data comparisons

=, <>, >, <=, <, >= Comparison operation instructions

A 16-bit comparison operation instruction consists of the instruction itself and two designated devices s1 and s2 to be compared.

The comparison operation result is treated as NO contact.

The results of the comparison operations for the individual instructions are as follows:

Inchwestian Cumbal	Comparison Operation Results							
Instruction Symbol	1	0						
=	s1 = s2	s1 ≠ s2						
<>	s1 ≠ s2	s1 = s2						
>	s1 > s2	s1 ≤ s2						
<=	s1 ≤ s2	s1 > s2						
<	s1 < s2	s1 ≥ s2						
>=	s1 ≥ s2	s1 < s2						


For comparison purposes comparison operation instructions read all designated value types as negative BIN value numbers.

The result of the comparison operation 16#8000 > 16#7999 is FALSE (0), although TRUE (1) would be expected. The values are converted to BIN data and therefore bit 15 (b15) is set. If bit 15 is set, the value becomes negative.

Program Example 1


Comparison operation instruction =

The following program compares the data at X0 to XF with the data in D3. It sets Y33, if the data are equal.



Comparison operation instruction <>


The following program compares BIN value 100 to the data in D3. It sets Y33, if the data in D3 is not equal to 100.



Program Example 3

Comparison operation instruction >


The following program compares BIN value 100 to the data in D3. It sets Y33, if the data in D3 is less than 100 and M3 is set. Y33 is also set, if M8 and M3 are set.



Program Example 4

Comparison operation instruction <=

The following program compares the data in D0 to the data in D3. It sets Y33, if the data in D0 is less than or equal to D3. Y33 is also set, if M8 and M3 are set.



3

5

5

5

6.1.2 D=, D<>, D>, D<=, D<, D>=

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•	•	•

Devices MELSEC A

		Devices											tion	steps		Carry	Error									
	Bit Devices					Word Devices (16-bit)				Constant Pointer Level		Level	designation	ot	Index	Flag	Flag									
	X	Υ	M	L	s	В	F	T	С	D	W	R	A0	A 1	Z	٧	K	H (16#)	Р	1	N	Digit des	Number	Pu	M9012	M9010 M9011
s1	•	•	•	•	•	•	•	•	•	•	•	•	•		•		•	•				K1	11			
s2	•	•	•	•	•	•	•	•	•	•	•	•	•		•		•	•				K8	● ¹			

¹ Refer to chapter "Programming an AnA, AnAS, and AnU CPU" in this Programming Manual for the according number of steps.

Devices MELSEC Q

	Internal Devices (System, User)		ystem, User)			Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register Bit		Word	Module U□\G□	Žn	K, H (16#)			
s 1	•	•	•	•	•	•	•	•		_	3 ¹⁾
s2	•	•	•	•	•	•	•	•	_	_	3.7

¹ The number of steps depends on the device and the type of CPU.

If a QnA-CPU or a single processor CPU of the System Q is used:

If a multi processor CPU of the System Q is used with


internal word devices (except for file register ZR): constants:

Bit Devices, whose device numbers are multiplies of 16, whose digit designation


is K8, and which use no index qualification:

If a System Q multi processor CPU is used with devices other than above mentioned: 3

GX IEC Developer



GX Developer



Variables

Set Data	Meaning	Data Type
s1	Comparative data or device storing comparative data	BIN 32-bit
s2	Comparative data, or device storing comparative data.	DIIN 32-DIL

Functions BIN 32-bit data comparison

D=, D<>, D>, D<=, D<, D>= Comparison operation instructions

A 32-bit comparison operation instruction consists of the instruction itself and two designated devices s1 and s2 to be compared.

The comparison operation result is treated as NO contact. The comparison is performed with 32-bit data.

The results of the comparison operations for the individual instructions are as follows:

Instruction Cumbal	Comparison Operation Results							
Instruction Symbol	1	0						
D=	s1 = s2	s1 ≠ s2						
D<>	s1 ≠ s2	s1 = s2						
D>	s1 > s2	s1 ≤ s2						
D<=	s1 ≤ s2	s1 > s2						
D<	s1 < s2	s1 ≥ s2						
D>=	s1 ≥ s2	s1 < s2						

NOTE


For comparison purposes, comparison operation instructions read all designated value types as negative BIN value numbers.

The result of the comparison operation 16#8000 > 16#7999 is FALSE (0), although TRUE (1) would be expected. The values are converted to BIN data and therefore bit 15 (b15) is set. If bit 15 is set, the value becomes negative.

Program Example 1


Comparison operation instruction D=

The following program compares the data at X0 to X1F with the data in D3 and D4. It sets Y33 if the data are equal.



Comparison operation instruction D<>


The following program compares BIN value 38000 to the data in D3 and D4. It sets Y33, if M3 is set and the data in D3 and D4 are not equal to 38000.



Program Example 3

Comparison operation instruction D>


The following program compares BIN value -80000 to the data in D3 and D4. It sets Y33, if M3 is set and the data in D3 and D4 are less than -80000. Y33 is also set, if M3 and M8 are set.



Program Example 4

Comparison operation instruction D<=

The following program compares the data in D0 and D1 to the data in D3 and D4. Y33 is set, if the data in D3 and D4 are greater than or equal to D0 and D1. Y33 is also set if M3 and M8 are set.



NOTE

This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For more information see Chapter 3.5.2 of this manual..

6.1.3 E=, E<>, E>, E< =, E<, E>=

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	● ¹

¹ Not available for Q00JCPU, Q00CPU and Q01CPU

Devices MELSEC Q

		Devices											
	Internal Devices (System, User)		File	MELSECNET/10 Direct J□N□		Special Function	Index Register	Constant	Other	Error Flag	Number of steps		
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	E					
s1	_	•	•		•	•	_	•	1		3		
s2	_	•	•	_	•	•	_	•	_	_	٥		

GX IEC Developer



GX Developer



Variables

Set Data	Meaning	Data Type
s1	Comparative data or device storing comparative data	Real number
s2	Comparative data, or device storing comparative data.	near number

Functions Floating point data comparisons

E=, E<>, E>, E<=, E<, E>= Comparison operation instructions

A comparison operation instruction for floating point data consists of the instruction itself and two designated devices s1 and s2 to be compared.


The comparison operation result is treated as NO contact. The comparison is performed with floating point data.

The results of the comparison operations for the individual instructions are as follows:

Instruction Symbol	Comparison Operation Results							
Instruction Symbol	1	0						
E=	s1 = s2	s1 ≠ s2						
E<>	s1 ≠ s2	s1 = s2						
E>	s1 > s2	s1 ≤ s2						
E<=	s1 ≤ s2	s1 > s2						
E<	s1 < s2	s1 ≥ s2						
E>=	s1 ≥ s2	s1 < s2						

NOTE

In some cases, rounding errors appear and floating point values that were equal before the comparison operation are not equal afterwards. In the following example M0 is not set:




NOTE

This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For more information see Chapter 3.5.2 of this manual.

Comparison operation instruction E=


The following program compares floating point data in D0 and D1 to floating point data in D3 and D4. It sets Y33, if the data are equal.



Program Example 2

Comparison operation instruction E<>


The following program compares the floating point real number 1.23 to a floating point real number in D3 and D4. It sets Y33, if M3 is set and the data in D3 and D4 are not equal to 1.23.



Program Example 3


Comparison operation instruction E>

The following program compares floating point data in D0 and D1 to floating point data in D3 and D4. It sets Y3, if M3 is set and the data in D3 and D4 are less than the data in D0 and D1. Y3 is also set, if M3 and M8 are set.



Comparison operation instruction E<=

The following example compares a floating point number in D0 and D1 to the floating point number 1.23. It sets Y33, if the data in D0 and D1 are less than or equal to 1.23. Y33 is also set, if M3 and M8 are set.



NOTE

This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 of this manual.

6.1.4 \$ =, \$ < >, \$ >, \$ < =, \$ <, \$ > =


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	•

Devices MELSEC Q

		Devices											
		ial Devices iem, User) File			CNET/10 J_N_	Special Function	Index Register	Constant	Other	Error Flag	Number of steps		
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	ð					
s1		•	•			_	_	•	-	SM0	3		
s2	_	•	•	_	_	_	_	•	_	SIVIU	3		

GX IEC Developer



GX Developer



Variables

Set Data	Meaning	Data Type	
s1	Comparative data, or device storing comparative data	Character string	
s2	Comparative data, or device storing comparative data.	Character string	

Functions Character string data comparison

\$=, \$<>, \$>, \$<=, \$<, \$>= Comparison operation instructions


A comparison operation instruction for character string data consists of the instruction itself and two designated devices s1 and s2 to be compared.

The comparison operation result is treated as NO contact.

The comparison is performed with character string data in ASCII code character by character, beginning with the first character in the string.


The s1 and s2 character strings include all characters from the designated device number up to the next device storing the code "00H".

If all character strings match, the comparison result for the operations \$=, \$<=, \$>= is 1.




If the character strings are different, the character string with the larger character code will be the larger one.

Below, the comparison result for the operations \$<>, \$>, \$>= is 1.




If the character strings are different, the first different sized character code determines whether the character string is larger or smaller.

Below, the comparison result for the operations >, >, > is 1.



If the character strings are of different lengths, the data with the longer character string will be larger.

Below, the comparison result for the operations \$<>, \$>, \$>=, is 1.



Operation Errors


In the following cases an operation error occurs and the error flag is set:

■ The code "00H" does not exist within the relevant device range of s1 and s2 (error code: 4101).

NOTE

The character string data comparison instruction also checks the device range.

Even though, in cases where one character string exceeds the device range, character string data is being compared and non-matching characters within the device range are detected. The comparison operation results are output without returning an error code.




In the example shown above, the s1 character string exceeds the device range, and the most significant 16 bits (D12288) were renamed W0. Nevertheless, the comparison result is 0, because the second character in s1 is detected as different from that in s2. In this case no error code regarding the device range is returned.

This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

Comparison operation instruction \$=


The following program compares character string data in D0 to character string data in D3. It sets Y33, if the data are equal.



Program Example 2


Comparison operation instruction \$<>

The following program compares the character string "ABCDEF" to character string data in D10. It sets Y33, if the data are not equal.



Comparison operation instruction \$>


The following program compares character string data in D10 to character string data in D100. It sets Y33, if character string data in D10 is greater.



Program Example 4

Comparison operation instruction \$<=

The following program compares character string data in D0 to the character string "12345". Y33 is set, if character string data in D0 is less than or equal to "12345".



NOTE

This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

6.1.5 BKCMP, BKCMPP


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	•

Devices MELSEC Q

	Devices											
		Devices 1, User)	File	MELSE(Direct		Special Function Module	Index Register	Constant	Other	Error Flag	Number of steps	
	Bit	Word	Register	Bit	Word	U□\G□	Žn	K, H (16#)				
s 1	_	•	•			_	_	•	-			
s2	_	•	•			_	_	1	ı	SM0	5	
d	•	•	•			_	_		-	SIVIU	J	
n	•	•	•	•	•	•	•	•	_			

GX IEC Developer



GX Developer



Variables

Set Data	Meaning	Data Type
s1	Comparative data, or device storing comparative data	BIN 16-bit
s2	Comparative data, or device storing comparative data	BIN 16-bit
d	First number of device storing results of comparison operation	Bit
n	Number of data blocks compared	BIN 16-bit

Functions BIN block data comparisons


BKCMP Comparison operation instructions

A comparison operation instruction for BIN block data consists of the instruction itself, two designated devices s1 and s2 to be compared, a device d to store the result, and the number of datablocks to be compared.

It compares the nth BIN 16-bit block in s1 to the nth BIN 16-bit block in s2, beginning with the first number of device. The result of each block comparison is stored in d.


If the block comparison result is 1, then 1 is stored in d.

If the block comparison result is 0, then 0 is stored in d.



The comparison operation is conducted in 16-bit units.

The constant designated by s1 must be BIN 16-bit data ranging from -32768 to 32767.



The results of the comparison operations for the individual instructions are as follows:

Instruction Combal	Comparison Operation Results for nth 16-bit Block							
Instruction Symbol	1	0						
BKCMP=	s1 = s2	s1 ≠ s2						
BKCMP<>	s1 ≠ s2	s1 = s2						
BKCMP>	s1 > s2	s1 ≤ s2						
BKCMP<=	s1 ≤ s2	s1 > s2						
BKCMP<	s1 < s2	s1 ≥ s2						
BKCMP>=	s1 ≥ s2	s1 < s2						

If all comparison results stored in d are 1, the block comparison signal SM704 is set.

If the device designated by d is already set (1), that device will not change. If the conditions designated by s1 and s2 are changed and the BKCMP_P instruction is executed, the device designated by d should be reset (0) before.

Operation Errors


In following case an operation error occurs and the error flag is set:

- The BIN block data at s1, s2, or d exceeds the relevant device range (error code: 4101).
- The device range from [s1 to (s1) + (n-1)] overlaps with the device range [d to (d) + (n-1)] (error code: 4101).
- The device range from [s2 to (s2) + (n-1)] overlaps with the device range [d to (d) + (n-1)] (error code: 4101).
- The device range from [s1 to (s1) + (n-1)] overlaps with the device range [s2 to (s2) + (n-1)] (error code: 4101).

Program Example 1


Comparison operation instruction BKCMP=P

With leading edge from X20, the following program compares BIN block data in D100 to BIN block data in R0. The results of the comparison are stored from M10 onward. The number of blocks (4) to be compared is stored in D0



Comparison operation instruction BKCMP<>P


With leading edge from X1C, the following program compares the constant K1000 to the block data beginning from D10. The number of blocks (4) to be compared is determined by the constant K4. The results of the comparison are stored in b4 through b7 of D0.



¹ Bits already in this state do not change (see function).

Comparison operation instruction BKCMP<=

As long as X20 is set, the following program compares block data beginning from D10 to block data beginning from D30. The number of blocks (3) to be compared is determined by the constant K3. The results of the comparison are stored from M100 onward. When all comparison results stored in M100 are 1, the block comparison signal SM704 is set and the character string "ALL ON" is transferred to D100.



NOTE

This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

6.2 Arithmetic Operation Instructions

Arithmetic operation instructions perform simple calculations like addition, subtraction, multiplication, and division.

The total number of arithmetic operation instructions is 54 (Q series and System Q) and 40 (A series) respectively.

	В	IN	В	CD
Function	MELSEC Instruction in MELSEC Editor	MELSEC Instruction in IEC Editor	MELSEC Instruction in MELSEC Editor	MELSEC Instruction in IEC Editor
	+	PLUS_M, PLUS_3_M	B+	BPLUS_M, BPLUS_3_M
+	+P	PLUSP_M, PLUSP_3_M	B+P	BPLUSP_M, BPLUSP_3_M
Addition	D+	DPLUS_M, DPLUS_3_M	DB+	DBPLUS_M, DBPLUS_3_M
	D+P	DPLUSP_M, DPLUSP_3_M	DB+P	DBPLUSP_M, DBPLUSP_3_M
	-	MINUS_M, MINUS_3_M	B-	BMINUS_M, BMINUS_3_M
_	-P	MINUSP_M, MINUSP_3_M	B-P	BMINUSP_M, BMINUSP_3_M
Subtraction	D-	DMINUS_M, DMINUS_3_M	DB-	DBMINUS_M, DBMINUS_3_M
	D-P	DMINUSP_M, DMINUSP_3_M	DB-P	DBMINUSP_M, DBMINUSP_3_M
	×	MULTI_3_M	B×	BMULTI_M
×	×P	MULTIP_3_M	B×P	BMULTIP_M
Multiplication	D×	DMULTI_3_M	DB×	DBMULTI_M
	D×P	DMULTIP_3_M	DB×P	DBMULTIP_M
	/	DIVID_3_M	B/	BDIVID_M
/	/P	DIVIDP_3_M	B/P	BDIVIDP_M
Division	D/	DDIVID_3_M	DB/	DBDIVID_M
	D/P	DDIVIDP_3_M	DB/P	DBDIVIDP_M
	INC	INC_M		
+1	INCP	INCP_M		
Increment	DINC	DINC_M		
	DINCP	DINCP_M		
	DEC	DEC_M		
-1	DECP	DECP_M		
Decrement	DDEC	DDEC_M		
	DDECP	DDECP_M		

NOTE Within the IEC editors please use the IEC commands.

	Floating F	Point Data	BIN BIO	ck Data
Function	MELSEC Instruction in MELSEC Editor	MELSEC Instruction in IEC Editor	MELSEC Instruction in MELSEC Editor	MELSEC Instruction in IEC Editor
+	E+	EPLUS_M, EPLUS_3_M	BK+	BKPLUS_M
Addition	E+P	EPLUSP_M, EPLUSP_3_M	BK+P	BKPLUSP_M
_	E-	EMINUS_M, EMINUS_3_M	BK-	BKMINUS_M
Subtraction	E-P	EMINUSP_M, EMINUSP_3_M	BK-P	BKMINUSP_M
×	E×	EMUL_M		
Multiplication	E×P	EMULP_M		
/	E/	EDIV_M		
Division	E/P	EDIVP_M		

	Character String Data								
Function	MELSEC Instruction in MELSEC Editor	MELSEC Instruction in IEC Editor							
+	\$+	STRING_PLUS_M, STRING_PLUS_3_M							
Addition	\$+P	STRING_PLUSP_M, STRING_PLUSP_3_M							

NOTE Within the IEC editors please use the IEC commands.

The arithmetic operation instructions for floating point data, BIN block data, and character string data are only available with the Q series and the System Q.

BIN data arithmetic operation instructions

If the result of the addition exceeds a BIN value 32767 (2147483647 for a 32-bit instruction), a negative value is generated (overflow).


If the result of the subtraction falls below a BIN value -32768 (-2147483647 for a 32-bit instruction), a positive value is generated (underflow).

The calculation of positive and negative values appears as follows:

5 -3 8 = 5 × 3 15 = -5 × 3 = -15 $-5 \times (-3)$ = 15 = 1 remainder 2 3 -5 / = -1 remainder -2 3 5 / (-3) = -1 remainder 2 -5 / (-3) = 1 remainder -2


BCD data arithmetic operation instructions

If the result of the addition exceeds 9999 (99999999 for a 32-bit instruction), the higher bits are ignored (overflow). The carry flag in this case is not set.



¹ Carry ignored

If the result of the subtraction falls below 0000 (underflow), the carry is processed as shown:



² Carry

6.2.1 +, +P, -, -P

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•	•	•

Devices MELSEC A


										Devices en contraction of the co										steps		Carry	Error			
			Bit	Devi	ices				١	Nord	l De	vice	s (10	6-bit)		Cons	stant	Poi	nter	Level	igna	of	Index	Flag	Flag
	X	Υ	M	L	s	В	F	Т	С	D	w	R	AO	A 1	Z	٧	K	H (16#)	Р	ı	N	Digit designation	Number		IIVIUIITY	M9010 M9011
s	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•					5			
d		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•							● ¹			
s1	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•				K1 ↓ K4		•		•
s2	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•				N4	7			
d1		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•							•			

¹ Refer to chapter "Programming an AnA, AnAS, and AnU CPU" in the Programming Manual for the according number of steps.

Devices MELSEC Q

		Devices n, User)	File	MELSECNET/10 Direct J□\□		Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)			
s	•	•	•	•	•	•	•	•	_	_	3
d	•	•	•	•	•	•	•	_	_	_	J
s1	•	•	•	•	•	•	•	•	_	_	
s2	•	•	•	•	•	•	•	•	_	_	4
d1	•	•	•	•	•	•	•	_	_	_	1

GX IEC Developer



GX Developer

```
[+ s1 s2 d1 ]
```

Variables


Set Data	Meaning	Data Type
s	Addition or subtraction data, or first number of device storing addition or subtraction data	
d	Data to be added to or subtracted from, or first number of device storing such data	
s1	Data to be added to or subtracted from, or first number of device storing such data	BIN 16-bit
s2	Addition or subtraction data, or first number of device storing addition or subtraction data	
d1	First number of device storing addition or subtraction data]

Functions

BIN 16-bit addition and subtraction operations

- + BIN addition (16-bit)
- Variation 1:

BIN 16-bit data in d is added to BIN 16-bit data in s. The result of the addition is stored in d.



Varation 2:

BIN 16-bit data in s1 is added to BIN 16-bit data in s2. The result of the addition is stored in d1.



BIN 16-bit data designated by s, d, s1, s2, and d1 have to range within -32768 and 32767.


The most significant bit (b15) determines, whether data in s, d, s1, or d1 are positive (bit = 0) or negative (bit = 1).

If the least significant bit (b0) is fallen below or the most significant bit (b15) is exceeded, the carry flag is not set.

- BIN subtraction (16-bit)


Variation 1:

BIN 16-bit data in s is subtracted from BIN 16-bit data in d. The result of the subtraction is stored in d.



Variation 2:

BIN 16-bit data in s2 is subtracted from BIN 16-bit data in s1. The result is stored in d1.



BIN 16-bit data designated by s, d, s1, s2, and d1 have to range within -32768 and 32767.


The most significant bit (b15) determines, whether data in s, d, s1, or d1 are positive (bit = 0) or negative (bit = 1).

If the least significant bit (b0) is fallen below or the most significant bit (b15) is exceeded, the carry flag is not set.


Program Example 1

+P

With leading edge from X5, the following program adds data in D3 to data in D0. The result is stored from Y38 to Y3F.



The following program outputs the difference between the nominal and the actual value of timer T3 to Y40 through Y53 in BCD.



NOTE

This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

6.2.2 D+, D+P, D-, D-P

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q		
•	•	•	•	•	•		

Devices MELSEC A

	Devices															ıtion	steps		Carry	Error						
	Bit Devices					Word Devices (16-bit)							Constant Pointer		Level		of	Index	Flag	Flag						
	X	Υ	M	L	s	В	F	Т	С	D	w	R	A0	A 1	Z	٧	K	H (16#)	Р	_	N	Digit designation	Number			M9010 M9011
s	•	•	•	•	•	•	•	•	•	•	•	•	•		•		•	•					9			
d		•	•	•	•	•	•	•	•	•	•	•	•		•								●¹			
s1	•	•	•	•	•	•	•	•	•	•	•	•	•		•		•	•				K1 ↓ K8		•		•
s2	•	•	•	•	•	•	•	•	•	•	•	•	•		•		•	•				1/0	11 • 1			
d1		•	•	•	•	•	•	•	•	•	•	•	•		•											


¹ Refer to chapter "Programming an AnA, AnAS, and AnU CPU" in the Programming Manual for the according number of steps

Devices MELSEC Q

		Devices n, User)	File		CNET/10 J_N_	Special Function Module	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit Word		U□\G□	Žn	K, H (16#)			
s	•	•	•	•	•	•	•	•	1	_	3 ¹⁾
d	•	•	•	•	•	•	•	_	_	_	3.7
s1	•	•	•	•	•	•	•	•	_	_	
s2	•	•	•	•	•	•	•	•	_	_	4 ²⁾
d1	•	•	•	•	•	•	•	_	_	_	

¹ The number of steps depends on the device and the type of CPU. If a QnA-CPU or a System Q single processor CPU is used: 3 If a System Q multi processor CPU is used with internal word devices (except for file register ZR): 5 5 constants: Bit Devices, whose device numbers are multiplies of 16, whose digit designation is K8, and which use no index qualification: 5 If a System Q multi processor CPU is used with devices other than above mentioned: 3 ² The number of steps depends on the device and the type of CPU. If a QnA-CPU or a System Q single processor CPU is used: 4 If a System Q multi processor CPU is used with internal word devices (except for file register ZR): 6 constants: 6 Bit Devices, whose device numbers are multiplies of 16, whose digit designation is K8, and which use no index qualification: If a System Q multi processor CPU is used with devices other than above mentioned:

GX IEC Developer



GX Developer



Variables


Set Data	Meaning	Data Type
s	Addition or subtraction data, or first number of device storing addition or subtraction data	
d	Data to be added to or subtracted from, or first number of device storing such data	
s1	Data to be added to or subtracted from, or first number of device storing such data	BIN 32-bit
s2	Addition or subtraction data, or first number of device storing addition or subtraction data	
d1	First number of device storing addition or subtraction data	

BIN 32-bit addition and subtraction operations

D+ BIN addition (32-bit)


Variation 1:

BIN 32-bit data in d is added to BIN 32-bit data in s. The result of the addition is stored in d.



Variation 2:

BIN 32-bit data in s1 is added to BIN 32-bit data in s2. The result of the addition is stored in d1.



BIN 32-bit data designated by s, d, s1, s2, and d1 have to range within -2147483648 and 2147483647.


The most significant bit (b31) determines, whether data in s, d, s1, or d1 are positive (bit = 0) or negative (bit = 1).

If the least significant bit (b0) is fallen below or the most significant bit (b31) is exceeded, the carry flag is not set.

D- BIN subtraction (32-bit)


Varation 1:

BIN 32-bit data in s is subtracted from BIN 32-bit data in d. The result of the subtraction is stored in d.



Variation 2:

BIN 32-bit data in s2 is subtracted from BIN 32-bit data in s1. The result is stored in d1.



BIN 32-bit data designated by s, d, s1, s2, and d1 have to range within -2147483648 and 2147483647.


The most significant bit (b31) determines, whether data in s, d, s1, or d1 are positive (bit = 0) or negative (bit = 1).

If the least significant bit (b0) is fallen below or the most significant bit (b31) is exceeded, the carry flag is not set.

Program Example 1

D+P


With leading edge from X0, the following program adds data in X10 through X2B to D9 and D10. The result is stored in Y30 through Y4B.



Program Example 2

D-P

With leading edge from XB, the following program subtracts data in M0 through M23 from data in D0 and D1. The result is stored in D10 and D11.



NOTE

This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

6.2.3 x, xP, /, /P

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•	•	•

Devices MELSEC A

											De	vice	s									tion	steps		Carry	Error
			Bit	Dev	ices				١	Nord	l De	vice	s (10	6-bit)		Cons	stant	Poi	nter	Level	designation	ot	Index	Flag	Flag
	X	Y M L S B F T C D W R A0 A1 Z V K (16#) P I N										N	Digit de:	Number		M9012	M9010 M9011									
s1	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•				K1				
s2	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•				\downarrow	7 •1	•		•
d1		•	•	•	•	•	•	•	•	•	•	•	•		•							K4	4			

¹ Refer to chapter "Programming an AnA, AnAS, and AnU CPU" in the Programming Manual for the according number of steps.

Devices MELSEC Q

					Devices	1					
	Internal Devices (System, User)		File		CNET/10	Special Function	Index	Comptent		Error	Number
	Bit	Word	Register	Bit	Word	Moduleln dex Register U⊡\G□	Register Zn	Constant K, H (16#)	Other	Flag	of steps
s1	•	•	•	•	•	•	•	•	_		
s2	•	•	•	•	•	•	•	•	_	SM0	4 ¹⁾
d1	•	•	•	•	•	•	•	_	_		

¹ The number of steps depends on the device and the type of CPU.

If a QnA-CPU is used:

If a CPU of the System Q is used with

3

internal word devices (except for file register ZR): constants:

3

Bit Devices, whose device numbers are multiplies of 16, whose digit designation


is K4, and which use no index qualification:

3 4

4

If a CPU of the System Q is used with devices other than above mentioned:

GX IEC Developer



GX Developer



Variables

Set Data	Meaning	Data Type
s1	Data that will be multiplied or divided, or first number of device storing data that will be multiplied or divided	BIN 16-bit
s2	Data to multiply or divide by, or first number of device storing such data	BIN 16-bit
d1	First number of device storing the operation results of multiplication or division operation	BIN 32-bit

Functions

BIN 16-bit multiplication and division

x BIN multiplikation (16-bit)

BIN 16-bit data in s1 is multiplied with BIN 16-bit data in s2. The result is stored in d1.



If the result in d1 is a bit device, designation is made from the lower bits.

Example:

K1: lower 4 bits (b0 to b3) K4: lower 16 bits (b0 to b15)


K8: 32 bits (b0 to b31)

BIN 16-bit data designated by s1 and s2 have to range within -32768 and 32767.

The most significant bit (b15 or b31) in d1 determines, whether data in s1, s2 or d1 are positive (bit = 0) or negative (bit = 1).

/ BIN division (16-bit)

BIN 16-bit data in s1 is divided by BIN 16-bit data in s2. The result is stored in d1.



If a word device is used, the result of the operation is stored as 32-bits, and both, the quotient and remainder are stored. The quotient is stored in the least significant 16-bits. The remainder is stored in the most significant 16-bits.

If a bit device is used, 16-bits are used and only the quotient is stored.

BIN 16-bit data designated by s1 and s2 have to range within -32768 and 32767.

The most significant bit (b15) in d1 determines, whether data in s1, s2, d1 or (d1)+1 is positive (bit = 0) or negative (bit = 1).

Operation Errors


In the following cases an operation error occurs and the error flag is set:

- A1 or V were designated by d1 (A Series).
- Division by 0 (Q Series and System Q = error code 4100).

Program Example 1

xΡ


With leading edge from X5, the following program multiplies 5678 and 1234. The result is stored in D3 and D4.



Program Example 2


Х

The following program multiplies BIN data at X8 through XF and BIN data at X10 through X1B. The result is output at Y30 through Y3F.



/P

With leading edge from X3, the following program divides data at X8 through XF by 3.14. The result is output at Y30 through Y3F.



NOTE

This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

6.2.4 Dx, DxP, D/, D/P

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•	•	•

Devices MELSEC A


											De	vice	s									tion	steps		Carry	Error
			Bit	Dev	ices				١	Word	l De	vice	s (1	6-bit)		Con	stant	Poi	nter	Level	igna	ō	Index	Flag	Flag
	х	Υ	M	L	s	В	F	Т	С	D	w	R	A0	A 1	z	V	K	H (16#)	Р	ı	N	Digit designation	Number		M9012	M9010 M9011
s1	•	•	•	•	•	•	•	•	•	•	•	•	•		•		•	•								
s2	•	•	•	•	•	•	•	•	•	•	•	•	•		•		•	•				↓ _	11 • 1	•		•
d1		•	•	•	•	•	•	•	•	•	•	•										I/O	K8 • '			

¹ Refer to chapter "Programming an AnA, AnAS, and AnU CPU" in the Programming Manual for the according number of steps.


Devices MELSEC Q

					Devices	1					
		Devices n, User)			CNET/10 J_N_	Special Function	Index	0		Error	Number
	Bit	Bit Word		Bit	Word	ecial Function Module U \[\begin{array}{cccccccccccccccccccccccccccccccccccc	dex Register Zn	ConstantCons tant K, H (16#)	Other	Flag	of steps
s1	•	•	•	•	•	•	•	•	_		
s2	•	•	•	•	•	•	•	•	_	SM0	4
d1	•	•	•	_	 	_	_	_	_		

GX IEC Developer



GX Developer




Variables

Set Data	Meaning	Data Type	
Set Data	Meaning	MELSEC	IEC
s1	Data that will be multiplied or divided, or first number of device storing data that will be multiplied or divided	BIN 32-bit	ANY32
s2	Data to multiply or divide by, or first number of device storing such data	BIN 32-bit	ANY32
d1	First number of device storing the operation results of multiplication or division operation	BIN 64-bit	Array [12] of ANY32

BIN 32-bit multiplication and division

Dx BIN multiplication (32-bit)

BIN 32-bit data in s1 is multiplied with BIN 32-bit data in s2. The result is stored in d1.



If the result in d1 is a bit device, designation is made from the lower bits.

Example:

K1: lower 4 bits (b0 to b3) K4: lower 16 bits (b0 to b15) K8: 32 bits (b0 to b31)


If the upper 32 bits of the bit device are required for the result of the multiplication operation, first temporarily store the data in a word device, then transfer the word device data to the bit device designated by (d1)+2 and (d1)+3.

BIN 32-bit data designated by s1 and s2 has to range within -2147483648 and 2147483647.

The most significant bit (b31 or b63) in d1 determines, whether data in s1, s2 or d1 is positive (bit = 0) or negative (bit = 1).

D/ BIN division (32-bit)

BIN 32-bit data in s1 is divided by BIN 32-bit data in s2. The result is stored in d1.



If a word device is used, the result of the division operation is stored as array of DINT (64-bit), and both the quotient and remainder are stored. The quotient is stored in the lower array elements (32-bit). The remainder is stored in the upper array elements (32-bit).

If a bit device is used, 32 bits are used and only the quotient is stored.

BIN 32-bit data designated by s1 and s2 has to range within -2147483648 and 2147483647.

The most significant bit (b31) in d1 determines, whether data in s1, s2, d1 or (d1)+2 is positive (bit = 0) or negative (bit = 1).

Operation Errors


In the following cases an operation error occurs and the error flag is set:

- A1 or V were designated by s1 or s2 and A0, A1, Z, and V were designated by d1 (A Series).
- Division by 0 (Q Series and System Q = error code 4100).

Program Example 1

DxP


With leading edge from X5, the following program multiplies BIN data in D7 and D8 with BIN data in D18 and D19. The result is stored in D1 through D4.



Program Example 2

xΡ

With leading edge from X3, the following program multiplies data at X8 through XF and 3.14. The result is output at Y30 through Y3F



NOTE

This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

6.2.5 B+, B+P, B-, B-P

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4	IAR System Q
•	•	•	•	•	•

Devices MELSEC A


										Us	sable	e De	vice	s								ion	sdi		Carry	Error
			Bit	Dev	ices				١	Word	d De	vice	s (10	6-bit)		Con	stant	Poi	nter	Level	gnat	f ste	×	Flag	Flag
	X	Υ	М	L	s	В	F	Т	С	D	w	R	A0	A1	Z	V	K	H (16#)	P	ı	N	Digit Designation	Number of steps	Index	M9012	M9010 M9011
s	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•					7			
d		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•						K1	● ¹			
s 1	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•				\downarrow	_	•		•
s2	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•				K4	9			
d1		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•										

¹ Refer to chapter "Programming an AnA, AnAS, and AnU CPU" in the Programming Manual for the according number of steps.

Devices MELSEC Q

				ı	Usable Dev	ices					
		Devices n, User)	File		CNET/10 J_N_	Special Function Module	Index Register	Constants	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	it Word U		Žn	K, H (16#)	C C.		
s	•	•	•	•	•	•	•	•		SM0	3
d	•	•	•	•	•	•	•	_		SIVIU	J
s1	•	•	•	•	•	•	•	•	_		
s2	•	•	•	•	•	•	•	•		SM0	4
d1	•	•	•	•	•	•	•	_	_		

GX IEC Developer



GX Developer



Variables


Set Data	Meaning	Data Type
s	Addition or subtraction data, or first number of device storing addition or subtraction data	
d	Data to be added to or subtracted from, or first number of device storing such data	
s1	Data to be added to or subtracted from, or first number of device storing such data	BCD 4-digit
s2	Addition or subtraction data, or first number of device storing addition or subtraction data	
d1	First number of device storing addition or subtraction data	

BCD 4-digit addition and subtraction operations

B+ BCD addition (4-digit)


Variation 1:

BCD 4-digit data in d is added to BCD 4-digit data in s. The result of the addition is stored in d.




Variation 2:

BCD 4-digit data in s1 is added to BCD 4-digit data in s2. The result is stored in d1.



BCD 4-digit data designated by s, d, s1, s2, and d1 have to range within 0 and 9999. Undesignated digits are read as 0 (e.g. 12 = 0012).


If the result of the addition exceeds 9999, the higher bits are ignored (overflow). The carry flag in this case is not set.



B- BCD subtraction (4-digit)

Variation 1:


BCD 4-digit data in s is subtracted from BCD 4-digit data in d. The result is stored in d.



¹ Undesignated digits are read as 0.

Variation 2:


BCD 4-digit data in s2 is subtracted from BCD 4-digit data in s1. The result is stored in d1.



¹ Undesignated digits are read as 0.

BCD 4-digit data designated by s, d, s1, s2, and d1 have to range within 0 and 9999.

If the result of the subtraction operation is negative, the minuend is reduced by the number of steps determined by the subtrahend. The carry flag in this case is not set.



In the further course of a program, make sure that either positive or negative results are treated adequately.

Operation Errors

In the following cases an operation error occurs and the error flag is set:

● The BCD 4-digit data designated by s, d, s1, s2, or d1 exceed the relevant device range of 0 to 9999 (Q series and System Q = error code 4100).


B+P (s, d)

The following program adds BCD data 5678 to BCD data 1234. The result is stored in D993 and output at Y30 through Y3F.

The first line of the program, with leading edge from SM400 stores the value 5678 in D993.

The following program step adds BCD data 1234 to BCD data in D993.

The MOV instruction in the last program step outputs the result in D993 at Y30 through Y3F.



Program Example 2


B-P (s, d)

The following program subtracts BCD data 4321 from BCD data 7654. The result is stored in D10 and output at Y30 through Y3F.

The first line of the program, with leading edge from SM400 stores the value 7654 in D10.


The following program step subtracts BCD data 4321 from BCD data in D10.

The MOV instruction in the last program step outputs the result in D10 at Y30 through Y3F.



B+P (s1, s2, d1)


With leading edge from X20, the following program adds BCD data in D3 to BCD data in Z1. The result is output at Y8 through Y17.



Program Example 4

B-P (s1, s2, d1)

With leading edge from X20, the following program subtracts BCD data in D20 from BCD data in D10. The result is stored in R10.



6.2.6 DB+, DB+P, DB-, DB-P

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•	•	•

Devices MELSEC A


										Us	sable	e De	vice	s								ion	steps		Carry	Error
			Bit	Devi	ices				١	Nord	l De	vice	s (10	6-bit	i)		Cons	stant	Poi	nter	Level	gnat	of ste	×	Flag	Flag
	X	Υ	M	L	S	В	F	Т	C	D	w	R	AO	A1	Z	V	K	H (16#)	P	ı	N	Digit Designation	Number o	Index	M9012	M9010 M9011
s	•	•	•	•	•	•	•	•	•	•	•	•	•		•	● ²	•	•					9			
d		•	•	•	•	•	•	•	•	•	•	•	•		•	● ²						124	● ¹			
s1	•	•	•	•	•	•	•	•	•	•	•	•	•		•	● ²	•	•				K1 ↓		•		•
s2	•	•	•	•	•	•	•	•	•	•	•	•	•		•	● ²	•	•				K8	11			
d1		•	•	•	•	•	•	•	•	•	•	•	•		•	● ²							•			

¹ Refer to chapter "Programming an AnA, AnAS, and AnU CPU" in the Programming Manual for the according number of steps.


Devices MELSEC Q

				ı	Usable Dev	ices					
		Devices n, User)	File		CNET/10 i J□N□	Special Function	Index Register	Constants	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Zn	K, H (16#)	C		
s	•	•	•	•	•	•	•	•	_	SM0	3
d	•	•	•	•	•	•	•	_	_	SIVIU	J
s1	•	•	•	•	•	•	•	•	_		
s2	•	•	•	•	•	•	•	•	_	SM0	4
d1	•	•	•	•	•	•	•	_	_		

GX IEC Developer



GX Developer



Variables

Set Data	Meaning	Data Type
S	Addition or subtraction data, or first number of device storing addition or subtraction data	
d	Data to be added to or subtracted from, or first number of device storing such data	
s1	Data to be added to or subtracted from, or first number of device storing such data	BCD 8-digit
s2	Addition or subtraction data, or first number of device storing addition or subtraction data	
d1	First number of device storing addition or subtraction data	


² AnA, AnAS, and AnU CPUs only.

BCD 8-digit addition and subtraction operations

DB+ BCD addition (8-digit)

Variation 1:


BCD 8-digit data in d is added to BCD 8-digit data in s. The result is stored in d.



¹ Undesignated digits are read as 0.

Variation 2:

BCD 8-digit data in s1 is added to BCD 8-digit data in s2. The result is stored in d1.



¹ Undesignated digits are read as 0.

BCD 8-digit data designated by s, d, s1, and d1 have to range within 0 and 99999999. Undesignated digits are read as 0 (e.g. 12345 = 00012345).


If the result of the addition exceeds 99999999, the higher bits are ignored (overflow). The carry flag in this case is not set.



DB- BCD subtraction (8-digit)

Variation 1:


BCD 8-digit data in s is subtracted from BCD 8-digit data in d. The result is stored in d.



¹ Undesignated digits are read as 0

Variation 2:

BCD 8-digit data in s2 is subtracted from BCD 8-digit data in s1. The result is stored in d1.



¹ Undesignated digits are read as 0

BCD 8-digit data designated by s, d, s1, and d1 have to range within 0 and 99999999. Undesignated digits are read as 0 (e.g. 12345 = 00012345).

If the result of the subtraction operation is negative, the minuend is reduced by the number of steps determined by the subtrahend. The carry flag in this case is not set.



In the further course of a program, make sure that either positive or negative results are treated adequately.

Operation Errors

In the following cases an operation error occurs and the error flag is set:

■ The BCD 8-digit data designated by s, d, s1, s2, or d1 exceed the relevant device range of 0 to 99999999 (Q series and System Q = error code 4100).


DB+P (s, d)

The following program adds BCD data 12345600 to BCD data 34567000. The result is stored in D887 and D888 and output at Y30 through Y4F.

The first line of the program, with leading edge from SM400 stores the value 12345600 in D887 and D888.

The following program step adds BCD data 34567000 to BCD data in D887 and D888.

The DMOVP instruction in the last program step outputs the result in D887 and D888 at Y30 through Y4F.



Program Example 2


DB-P (s, d)

The following program subtracts BCD data 12345678 from BCD data 98765432. The result is stored in D100 and D101 and output at Y30 through Y4F.

The first line of the program, with leading edge from SM400 stores the value 98765432 in D100 and D101.


The following program step subtracts BCD data 12345678 from BCD data in D100 and D101.

The DMOVP instruction in the last program step outputs the result in D100 and D101 at Y30 through Y4F.



DB+P (s1, s2, d1)

With leading edge from X20, the following program adds BCD data in D3 and D4 to BCD data in Z and V. The result is stored in R10 and R11.



NOTE

This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details refer to Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

6.2.7 Bx, BxP, B/, B/P

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•	•	•

Devices MELSEC A


										Us	ablo	e De	vice	S								lion	steps		Carry	Error
			Bit	Dev	ices				١	Nord	l De	vice	s (1	6-bit)		Cons	stant	Poi	nter	Level	gnat	of ste	×	Flag	Flag
	X	Υ	M	L	s	В	F	Т	С	D	w	R	AO	A1	Z	V	K	H (16#)	P	ı	N	Digit Designation	Number o	Index	M9012	M9010 M9011
s 1	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•				K1				
s2	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•				↓ K4	9			
d1		•	•	•	•	•	•	•	•	•	•	•	•		•							K1 ↓ K8	<1 → 1 → 1 · · · · · · · · · · · · · · ·			

¹ Refer to chapter "Programming an AnA, AnAS, and AnU CPU" in the Programming Manual for the according number of steps.


Devices MELSEC Q

				ı	Usable Dev	ices					
	Internal Devices (System, User)		File		CNET/10 Junu	Special Function	Index Register	Constants	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)	O till O	Flan of	
s1	•	•	•	•	•	•	•	•	_		
s2	•	•	•	•	•	•	•	•	_	SM0	4
d1	•	•	•	•	•	•	•	_	_		

GX IEC Developer



GX Developer




Variables

Set Data	Meaning	Data Type	
Sel Dala	Meaning	MELSEC	IEC
s1	Data that will be multiplied or divided, or first number of device storing data that will be multiplied or divided	BCD 4-digit	WORD
s2	Data to multiply or divide by, or first number of device storing such data	BCD 4-digit	WORD
d1	First number of device storing the operation results of multiplication or division operation	BCD 8-digit	2 Arrays of WORD

BCD 4-digit multiplication and division operations

Bx BCD multiplication (4-digit)


BCD 4-digit data in s1 is multiplied with BCD 4-digit data in s2. The result is stored in d1.



BCD 4-digit data designated by s1 and s2 have to range within 0 and 9999.

B/ BCD division (4-digit)

BCD 4-digit data in s1 is divided by BCD 4-digit data in s2. The result is stored in d1.



The result of the division is stored in two 16-bit WORD arrays. The lower array stores the quotient (BCD 4-digit) and the upper array stores the remainder (BCD 4-digit).

If d is a bit device, the remainder of the division is not stored.


Operation Errors

In the following cases an operation error occurs and the error flag is set:

- The BCD 4-digit data at s1, s2, or d exceed the relevant device range (error code: 4101).
- Division by 0 (Q series and System Q = error code 4100).

BxP

With leading edge from XB, the following program multiplies BCD data at X0 through XF with BCD data in D8. The result is stored in D0 and D1.




¹ Multiplicand

Program Example 2

B/P

With leading edge from SM400, the following program divides BCD data 5678 by BCD data 1234. The result is stored in D502 and the remainder is stored in D503. The last program step outputs the quotient in D502 at Y30 through Y3F.



¹ Dividend

NOTE

This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

² Multiplier

³ Result of multiplication

² Divisor

³ Quotient

⁴ Remainder

6.2.8 DBx, DBxP, DB/, DB/P

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•	•	•

Devices MELSEC A


										Us	sabl	e De	vice	S								ion	steps		Carry	Error
			Bit	Dev	ices				١	Nor	d De	vice	s (1	6-bit	i)		Cons	stant	Poi	nter	Level	gnat	f ste	×	Flag	Flag
	X	Υ	М	L	s	В	F	Т	C	D	w	R	A0	A1	Z	V	K	H (16#)	P	ı	N	Digit Designation	Number of s	Index	M9012	M9010 M9011
s1	•	•	•	•	•	•	•	•	•	•	•	•	•		•		•	•				V4	44			
s2	•	•	•	•	•	•	•	•	•	•	•	•	•		•		•	•				K1 ↓ K8	11	•		•
d1		•	•	•	•	•	•	•	•	•	•	•	•									N8	•			

¹ Refer to chapter "Programming an AnA, AnAS, and AnU CPU" in the Programming Manual for the according number of steps.

Devices MELSEC Q

				ı	Usable Dev	ices					
		Devices n, User)	File		CNET/10 J_N_	Special Function	Index Register	Constants	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Zn	K, H (16#)	J		
s1	•	•	•	•	•	•	•	•	_		
s2	•	•	•	•	•	•	•	•	_	SM0	4
d1	•	•	•	_	_	_	_	_	_		

GX IEC Developer



GX Developer




Variables

Set DataSet Data	Meaning	Data Type
s1	Data that will be multiplied or divided, or first number of device storing data that will be multiplied or divided	BCD 8-digit
s2	Data to multiply or divide by, or first number of device storing such data	BCD 8-digit
d1	First number of device storing the operation results of multiplication or division operation	BCD 16-digit

BCD 8-digit multiplication and division operations

DBx BCD multiplication (8-digit)

BCD 8-digit data in s1 is multiplied with BCD 8-digit data in s2. The result is stored in d1.



If the result in d1 is a bit device, designation is made from the lower bits.


Example:

K1: lower 4 bits (b0 to b3) K4: lower 16 bits (b0 to b15) K8: 32 bits (b0 to b31)

BCD 8-digit data designated by s1 and s2 have to range within 0 and 99999999. Undesignated digits are read as 0 (e.g. 12345 = 00012345).

DB/ BCD division (8-digit)

BCD 8-digit data in s1 is divided by BCD 8-digit data in s2. The result is stored in d1.



The result of the division is stored in two 32-bit WORD arrays. The lower array stores the quotient (BCD 8-digit) and the upper array stores the remainder (BCD 8-digit).

If d is a bit device, the remainder of the division is not stored.


Operation Errors

In the following cases an operation error occurs and the error flag is set:

- The BCD 8-digit data at s1, s2, or d exceed the relevant device range (error code: 4101).
- Division by 0 (Q series and System Q = error code 4100).


DBxP

With leading edge from SM400, the following program multiplies BCD data 68347125 with BCD data 576682. The result is stored in D502 through D505. The following program step outputs the upper eight digits (D504, D505) at Y30 through Y4F.



DB/P

With leading edge from XB, the following program divides BCD data at X20 through X3F by BCD data in D8 and D9. The result is stored in D765 through D768.



¹ Dividend

NOTE

This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

² Divisor

³ Quotient

⁴ Remainder

6.2.9 E+, E+P, E-, E-P

CPU


Г	AnS	AnN	AnA(S)	AnA(S) AnU QnA(S), G		System Q
					•	● ¹

 $^{^{\}rm 1}$ Not available for Q00JCPU, Q00CPU and Q01CPU


Devices MELSEC Q

	Usable Devices										
	Internal Devices (System, User)		File MELSECNET/10 Direct J		Special Index Register	er Cuistains	Other	Error Flag	Number of steps		
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	E			
s	_	•	•	_	•	•	_	•	_	SM0	3
d	_	•	•	_	•	•	_	_	_	SIVIU	3
s 1	_	•	•		•	•	_	•	_		
s2	_	•	•	_	•	•	_	•	_	SM0	4
d1	_	•	•	_	•	•	_	_	_		

GX IEC Developer



GX Developer



Variables

Set Data	Meaning	Data Type
s	Addition or subtraction data, or first number of device storing addition or subtraction data	
d	Data to be added to or subtracted from, or first number of device storing such data	
s1	Data to be added to or subtracted from, or first number of device storing such data	Real number
s2	Addition or subtraction data, or first number of device storing addition or subtraction data	
d1	First number of device storing addition or subtraction data	

NOTE


Within the IEC editors please use the IEC commands.

Floating point data addition and subtraction operations

E+ Floating point data addition

Variation 1:


Floating point data in d is added to floating point data in s. The result is stored in d.



¹ Floating point data, data type real number

Variation 2:

Floating point data in s1 is added to floating point data in s2. The result is stored in d1.



¹ Floating point data, data type real number


Floating point data designated by s, d, s1, s2, and d1 have to range within:

$$0,\,\pm 2^{\text{-}127} \leq (\text{s, d, s1, s2, d1}) < \pm 2^{\text{129}}$$

E- Floating point data subtraction

Variation 1:


Floating point data in s is subtracted from floating point data in d. The result is stored in d.



¹ Floating point data, data type real number

Variation 2:

Floating point data in s2 is subtracted from floating point data in s1. The result is stored in d1.



¹ Floating point data, data type real number

Floating point data designated by s, d, s1, s2, and d1 have to range within:

$$0, \pm 2^{-127} \le (s, d, s1, s2, d1) < \pm 2^{129}$$

Operation Errors


In the following cases an operation error occurs and the error flag is set:

 The floating point data in s, d, s1, s2, or d1 exceed the relevant device range (error code 4100).

Program Example 1


E+P (s, d)

With leading edge from X20, the following program adds floating point data in D3 and D4 to floating point data in D10 and D11. The result is stored in D3 and D4.



E-P (s, d)


With leading edge from SM400, the following program subtracts floating point data in D10 and D11 from floating point data in D20 and D21. The result is stored in D20 and D21.



Program Example 3


E+P (s1, s2, d)

With leading edge from X20, the following program adds floating point data in D3 and D4 to floating point data in D10 and D11. The result is stored in R0 and R1.



E-P (s1, s2, d)

With leading edge from SM400, the following program subtracts floating point data in D20 and D21 from floating point data in D10 and D11. The result is stored in D30 and D31.



NOTE

This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

6.2.10 Ex, ExP, E/, E/P

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	● ¹

¹ Not available for Q00JCPU, Q00CPU and Q01CPU


Devices MELSEC Q

	Usable Devices										
	Internal Devices (System, User)		File		CNET/10 J_N_	Special Function	Index Register	Constants	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	Ł	U		
s1	_	•	•	_	•	•	_	•	_		
s2	_	•	•	1	•	•	_	•		SM0	4
d1	_	•		_	•	•	_	_	_		

GX IEC Developer



GX Developer



Variables

Set Data	Meaning	Data Type
s1	Data that will be multiplied or divided, or first number of device storing data that will be multiplied or divided	
s2	Data to multiply or divide by, or first number of device storing such data	Real number
d1	First number of device storing the operation results of multiplication or division operation	


NOTE

Within the IEC editors please use the IEC commands.

Floating point data multiplication and division operations

Ex Floating point data multiplication

Floating point data in s1 is multiplied with floating point data in s2. The result is stored in d1.




¹ Floating point data, data type real number

Floating point data designated by s1, s2, and d1 have to range within:

$$0, \pm 2^{-127} \le (s1, s2, d1) < \pm 2^{129}$$

E/ Floating point data division

Floating point data in s1 is divided by floating point data in s2. The result is stored in d1.



¹ Floating point data, data type real number

Floating point data designated by s1, s2, and d1 have to range within:

$$0, \pm 2^{-127} \le (s1, s2, d1) < \pm 2^{129}$$


Operation Errors

In the following cases an operation error occurs and the error flag is set:

- The floating point data at s1, s2, or d1 exceed the relevant device range (error code 4100).
- Division by 0 (error code 4100).

ExP


With leading edge from X20, the following program multiplies floating point data in D3 and D4 with floating point data in D10 and D11. The result is stored in R0 and R1.



Program Example 2

E/P

With leading edge from SM400, the following program divides floating point data in D10 an D11 by floating point data in D20 and D21. The result is stored in D30 and D31.



NOTE

This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

6.2.11 BK+, BK+P, BK-, BK-P


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q	
				•	•	


Devices MELSEC Q

	Usable Devices										
	Internal Devices (System, User)		File		Direct J□\□ Fu		Special Index Register	Constants	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U⊡\G□	Žn	K, H (16#)	5 6.		
s1	_	•	•	_	_	_	_	_	_		
s2	: -	•	•	_	_	_	_	•	_	SM0	5
d	_	•	•	_	_	_	_	_	_	SIVIU	3
n	•	•	•	•	•	•	•	•	_		

GX IEC Developer



GX Developer



Variables

Set Data	Meaning	Data Type
s1	Data to be added to or subtracted from, or first number of device storing such data	
s2	Addition or subtraction data, or first number of device storing addition or subtraction data	BIN 16-bit
d	First number of device storing results of operation	
n	Number of data blocks	

NOTE


Within the IEC editors please use the IEC commands.

BIN block addition and subtraction operations

BK+ BIN block addition


An addition operation instruction for BIN block data consists of the instruction itself, two designated devices s1 and s2 to be added, a device d to store the result, and the number of data blocks to be added.

It adds the nth 16-bit block in s1 to the nth 16-bit block in s2, beginning with the first number of device. The result of each block addition is stored in d.



The addition operation is conducted in 16-bit units.

The constant designated by s1 must be BIN 16-bit data ranging from -32768 to 32767.




The most significant bit of each block determines, whether data in s1, s2 or d are positive (bit = 0) or negative (bit = 1).

If the least significant bit of a block is fallen below or the most significant bit of a block is exceeded, the carry flag is not set.

BK- BIN block subtraction


A subtraction operation instruction for BIN block data consists of the instruction itself, two designated devices s1 and s2 to be added, a device d to store the result, and the number of data blocks to be subtracted.

It subtracts the nth 16-bit block in s2 from the nth 16-bit block in s1, beginning with the first number of device. The result of each block addition is stored in d.



The subtraction operation is conducted in 16-bit units.

The constant designated by s2 must be BIN 16-bit data ranging from -32768 to 32767.



The most significant bit of each block determines, whether data in s1, s2 or d are positive (bit = 0) or negative (bit = 1).

If the least significant bit of a block is fallen below or the most significant bit of a block is exceeded, the carry flag is not set.


Operation Errors

In the following cases an operation error occurs and the error flag is set:

- The number of data blocks in s1, s2 or d exceeds the relevant device range.
- The device s1 overlaps with the devices s2 or d.

BK+P


With leading edge from X20, the following program adds BIN block data beginning from D100 to BIN block data beginning from R0. The result of the operation is stored beginning from D200. The number of blocks (4) added is stored in D0.



Program Example 2

BK-P

With leading edge from X1C, the following program subtracts a constant 8765 from BIN block data beginning from D100. The result of the operation is stored beginning from R0. The number of data blocks (3) subtracted is designated by a constant K3.



6.2.12 \$+, \$+P

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	● ¹

¹ Not available for Q00JCPU, Q00CPU and Q01CPU


Devices MELSEC Q

					Usable Dev	ices					
	Internal (Systen		File		CNET/10 J_N_	Special Function	Index Register	Constants	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	\$	U		
s	_	•	•	_	_	_	_	•	_	SM0	3
d	_	•	•	_	_	_	_	_	_	SIVIU	3
s1	_	•	•	_	_	_	_	•	_		
s2	_	•	•	_	_	_	_	•	_	SM0	4
d1	_	•	•	_	_	_	_	_	_		

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type
s	Data to be linked, or first number of device storing such data	
d	First number of device storing results of operation	
s1	Data to be linked, or first number of device storing such data	Character string
s2	Data to be linked, or first number of device storing such data	
d1	First number of device storing results of operation	


Character string linking operations

\$+ Character string linking

Variation 1:

Character string data in s is appended to character data in d. The linked character string is stored in d.

The linked character string begins with the character at the least significant byte in d and ends with the code "00H" in s.



The code "00H" indicates the end of a character string. When two strings are linked, in the first string this code is ignored and the "00H" of the second string marks the end of the linked string.

Variation 2:

Character string data in s2 is appended to character string data in s1. The linked character string is stored in d1.

The linked character string begins with the character at the least significant byte in s1 and ends with the code "00H" in s2.

The code "00H" indicates the end of a character string. When two strings are linked, in the first string this code is ignored and the "00H" of the second string marks the end of the linked string.


Operation Errors

In the following cases an operation error occurs and the error flag is set:

- The linked character string cannot be stored (error code 4100).
- The storage device numbers designated by s, d, s1, s2, and d1 overlap (error code 4101).

S+P

With leading edge from X0, the following program links character string data in D10 through D12 to the character string "ABCD". The linked character string is stored in D10 through D14.




¹ "00H" indicates the end of character strings and is stored automatically.

Program Example 2

S+

While X0 is set (1), the following program links character string data in D10 through D12 to a character string "ABCD". The linked character string is stored from D101 through D104.



¹ "00H" indicates the end of character strings and is stored automatically.

NOTE

This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

6.2.13 INC, INCP, DEC, DECP

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•	•	•

Devices MELSEC A


										Us	sable	e De	vice	s								ion	steps		Carry	Error
			Bit	Dev	ices				Word Devices (16-bit)								Cons	stant	Poi	nter	Level	gnat	of ste	ех	Flag	Flag
	X	Y	M	L	s	В	F	Т	С	D	w	R	AO	A1	Z	V	K	H (16#)	Р	ı	N	Digit Designation	Number o	Inde	M9012	M9010 M9011
d		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•						K1 ↓ K4	3 ●1	•		•

¹ Refer to chapter "Programming an AnA, AnAS, and AnU CPU" in the Programming Manual for the according number of steps.

Devices MELSEC Q

				į	Usable Dev	ices					
		Devices n, User)	File		CNET/10 J_N_	Special Function	Index Register	Constants	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U⊡\G□	Zn	K, H (16#)	5		
d	•	•	•	•	•	•	•	_	_	_	2

GX IEC Developer



GX Developer




Set Data	Meaning	Data Type
d	First number of device conducted by INC (add 1) or DEC (subtract 1) operation.	BIN 16-bit

BIN 16-bit increment and decrement operations

INC BIN 16-bit increment


Adds 1 to device designated by d (16-bit).



If the content of d is 32767, the result after incrementing is -32768.

DEC BIN 16-bit decrement

Subtracts 1 from device designated by d (16-bit).




If the content of d is 0, the result after decrementing is -1.

If the content of d is -32768, the result after decrementing is 32767.

Program Example 1


INCP

With leading edge from X8, the following program outputs the actual value of the counter (nominal value = 9999) C0 through C20 (C0 plus Z1) at Y30 through Y3F as BCD data. Z1 is reset (RST Z1), if Z1 is equal to 21 (LD = K21 Z1) or if the reset input X7 is set.



DECP

The following example shows a down counter program. With leading edge from X7, this program stores a value 100 in D8. While M38 is not set, data in D8 is decremented by 1 with leading edge from X8. At D8 = 0, M38 is set.



6.2.14 DINC, DINCP, DDEC, DDECP

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•	•	•

Devices MELSEC A

										Us	sable	e De	vice	S								ion	steps		Carry	Error
			Bit	Dev	ices				Word Devices (16-bit)								Cons	Constant Pointer Level					of ste	ех	Flag	Flag
	x	Υ	M	L	s	В	F	Т	С	D	w	R	AO	A1	Z	V	K	H (16#)	P	ı	N	Digit Designatio	Number o	Inde	M9012	M9010 M9011
d		•	•	•	•	•	•	•	•	•	•	•	•		•	• ¹						K1 ↓ K8	3 ●²	•		•

¹ Except for AnN CPU

Devices MELSEC Q

		Usable Devices												
		Devices n, User)	File				Index Register	Constants	Other	Error Flag	Number of steps			
	Bit	Word	Register	egister Bit Wor		Module U□\G□	Zn	K, H (16#)	U					
d	•	•	•	•	•	•	•	_	_	_	2 ¹⁾			

¹ The number of steps depends on the device and the type of CPU.

If a QnA-CPU or a System Q single processor CPU is used:

If a System Q multi processor CPU is used with

internal word devices (except for file register ZR): constants:


Bit Devices, whose device numbers are multiplies of 16, whose digit designation is K8,

and which use no index qualification:


If a System Q multi processor CPU is used with devices other than above mentioned:

2

GX IEC Developer



GX Developer



Variables

Set Data	Meaning	Data Type
d	First number of device conducted by INC (add 1) or DEC (subtract 1) operation.	BIN 32-bit

2

3


3

² Refer to chapter "Programming an AnA, AnAS, and AnU CPU" in the Programming Manual for the according number of steps.

BIN 32-bit increment and decrement operations

DINC BIN 32-bit increment


Adds 1 to device designated by d (32-bit).



If the content of d is 2147483647, the result after incrementing is -2147483648.

DDEC BIN 32-bit decrement

Subtracts 1 from device designated by d (16-bit).




If the content of d is 0, the result after decrementing is -1.

If the content of d is -2147483647, the result after decrementing is 2147483647.

Program Example 1


DINCP

With leading edge from X0, the following program adds 1 to data in D0.



DINCP


With leading edge from X0, the following program adds 1 to data at X10 through X27. The result is stored in D3 and D4.



Program Example 3

DDECP


With leading edge from X0, the following program subtracts 1 from data in D0.



Program Example 4

DDECP

With leading edge from X0, the following program subtracts 1 from data in X10 through X27. The result is stored in D3 and D4.



NOTE

This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

6.3 Data Conversion Instructions

The following instructions convert different data types:

	MELSEC Instruction	MELSEC Instruction				
Conversion	in MELSEC Editor	in IEC Editor				
	BCD	BCD_M				
BIN (16-/32-bit)	BCDP	BCDP_M				
BCD (4-/8-digit)	DBCD	DBCD_M				
	DBCDP	DBCDP_M				
	BIN	BIN_M				
BCD (4-/8-digit)	BINP	BINP_M				
BIN (16-/32-bit)	DBIN	DBIN_M				
	DBINP	DBINP_M				
	FLT	FLT_M				
BIN (16-/32-bit)	FLTP	FLTP_M				
Floating Point Data	DFLT	DFLT_M				
	DFLTP	DFLTP_M				
	INT	INT_MD				
	INT	INT_E_MD				
	NITO	INT_P_MD				
Floating Point Data	INTP	INT_P_E_MD				
BIN (16-/32-bit)	SWIT	DINT_MD				
	DINT	DINT_E_MD				
	DINTE	DINT_P_MD				
	DINTP	DINT_P_E_MD				
BIN 16-bit	DBL	DBL_M				
↓ BIN 32-bit	DBLP	DBLP_M				
BIN 32-bit	WORD	WORD_M				
↓ BIN 16-bit	WORDP	WORDP_M				
	GRY	GRY_M				
BIN (16-/32-bit)	GRYP	GRYP_M				
GRAY CODE Data	DGRY	DGRY_M				
	DGRYP	DGRYP_M				
	GBIN	GBIN_M				
GRAY CODE Data	GBINP	GBINP_M				
BIN (16-/32-bit)	DGBIN	DGBIN_M				
	DGBINP	DGBINP_M				
	NEG	NEG_M				
Sign Reversal BIN (16-/32-bit)	NEGP	NEGP_M				
(Complement of 2)	DNEG	DNEG_M				
	DNEGP	DNEGP_M				
Sign Reversal	ENEG	ENEG_M				
Floating Point Data	ENEGP	ENEGP_M				
BIN Block (16-bit)	BKBCD	BKBCD_M				
U BCD Block (4-digit)	BKBCDP	BKBCDP_M				

Conversion	MELSEC Instruction in MELSEC Editor	MELSEC Instruction in IEC Editor
BCD Block (4-digit)	BKBIN	BKBIN_M
BIN Block (16-bit)	BKBINP	BKBINP_M

6.3.1 BCD, BCDP, DBCD, DBCDP

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•	•	•

Devices MELSEC A


										U	sable	e De	vice	s								ıtion	steps		Carry	Error
			Bit	Dev	ices					Wor	d De	vice	s (1	6-bit)		Con	stant	Poi	nter	Level	signa	of St	Index	Flag	Flag
	X	Y	M	L	s	В	F	T	С	D	w	R	AO	A1	Z	V	K	H (16#)	P	-	N	Digit designation	Number of	ılı	M9012	M9010 M9011
															BCD											
s	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•						K1	5			
d		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•						K4	● ¹	•		
	DBCD																									
s	•	•	•	•	•	•	•	•	•	•	•	•	•		•							K1	9			
d		•	•	•	•	•	•	•	•	•	•	•	•		•							K8	● ¹			

¹ Refer to chapter "Programming an AnA, AnAS, and AnU CPU" in this Programming Manual for the according number of steps.


Devices MELSEC Q

		Devices n, User)	File	MELSE(Direct	CNET/10 J=N=	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)			
s	•	•	•	• •		•	•	•	_	SM0	3
d	•	•	•	•	•	•	•	_	_	SIVIU	3

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type
S	BIN data, or first number of device storing BIN data.	BIN 16-/32-bit
d	First number of device storing BCD data.	BCD 4-/8-digit


Functions Conv

Conversion from BIN data into BCD data

BCD Conversion from BIN 16-bit data into BCD 4-digit data

BIN data in s (0 to 9999) is converted into BCD data. The result is stored in d.


The most significant two bits of BIN data in s must be reset (0) when converted into BCD 4-digit data.



DBCD Conversion from BIN 32-bit data into BCD 8-digit data

BIN data in s (0 to 99999999) is converted into BCD data. The result is stored in d.

The most significant five bits of BIN data in s must be reset (0) when converted to BCD 8-digit data.



Operation Errors


In the following cases an operation error occurs and the error flag is set:

- BIN 16-bit data in s exceeds the relevant device range of 0 to 9999 (Q series and System Q = error code 4100).
- BIN 32-bit data in s+1 or s exceed the relevant device range of 0 to 99999999
 (Q series and System Q = error code 4100).

Program Example

BCDP

With leading edge from SM400, the following program outputs the current value in C4 (5678) to Y20 through Y2F. The output module displays the value on the display unit.



¹ Output power supply

² Output module

6.3.2 BIN, BINP, DBIN, DBINP

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•	•	•

Devices MELSEC A


										U	sable	e De	vice	s								ıtion	steps		Carry	Error
			Bit	Dev	ices					Wor	d De	vice	s (1	6-bit)		Con	stant	Poi	nter	Level	signa	of st	Index	Flag	Flag
	X	Υ	M	L	s	В	F	T	С	D	w	R	AO	A1	Z	V	K	H (16#)	P	I	N	Digit designation	Number of)UĮ	M9012	M9010 M9011
															BIN											
s	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•						K1	5			
d		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•						↓ K4	● ¹	•		•
	DBIN																									
s	•	•	•	•	•	•	•	•	•	•	•	•	•		•							K1	9			
d		•	•	•	•	•	•	•	•	•	•	•	•		•							K8	● ¹			

¹ Refer to chapter "Programming an AnA, AnAS, and AnU CPU" in this Programming Manual for the according number of steps.

Devices MELSEC Q

		Devices n, User)	File	MELSE(Direct	CNET/10 J_N_	Special Function	Index Register	Constant	Other	Error Flag	Number of steps	
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)	U			
s	•	•	•	•	•	•	•	•		SM0	3	
d	•	•	•	•	•	•	•		_	SIVIU	3	

GX IEC Developer



GX Developer




Set Data	Meaning	Data Type
s	BCD data, or first number of device storing BCD data.	BCD 4-/8-digit
d	First number of device storing BIN data.	BIN 16-/32-bit

Conversion from BCD data into BIN data

BIN Conversion from BCD 4-digit data into BIN 16-bit data

BCD data in s (0 to 9999) is converted into BIN data. The result is stored in d.


The most significant two bits of BIN data in d must be reset (0) when converted from BCD 4-digit it data.



DBIN Conversion from BCD 8-digit data into BIN 32-bit data

BCD data in s (0 to 99999999) is converted to BIN data. The result is stored in d.

The most significant five bits of BIN data in d must be reset (0) when converting from BCD 8-digit data.




Operation Errors

In the following cases an operation error occurs and the error flag is set:

- The individual digits in s do not range within 0 to 9.
- When a Q series CPU or a CPU of the System Q is used, this error can be suppressed by turning SM722 ON. However, the instruction is not executed regardless of the status of SM722 if the specified value in s is out of range.

NOTE


Due to the switching delay of BCD display units, errors in the program execution might occur with special relays M9036 or M9037 as input condition. In this case BCD data should first be set by a regular input device and then converted (A series only).



Program Example 1

BINP

With leading edge from SM400, the following program converts BCD data in X10 through X1B into BIN data. The result is stored in D8.




¹ Input power supply

² Input module

³ Available inputs

DBINP

With leading edge from X8, the following program converts BCD data at X10 through X37 into BIN data. The result is stored in D0 through D1.



¹ Input power supply

NOTE

BCD data at X10 through X37 exceeding the relevant device range of 2147483647 cannot be processed by 32-bit devices! In this case the values in D0 and D1 become negative. For further datails see chapter "Processing numerical data" in the Programming Manual.

This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual..

² Input module

6.3.3 FLT, FLTP, DFLT, DFLTP

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	● ¹

¹ Not available for Q00JCPU, Q00CPU and Q01CPU


Devices MELSEC Q

				ι	Jsable Devi	ices					
	Internal Devices (System, User) File Register				CNET/10 Junu	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Hegister	Bit Word		Module U□\G□	Žn	K, H (16#)			
s	•	•	•	•	•	•	•	•	1	_	3
d	_	•	•	- •		•	_	_	_	_	J

GX IEC Developer



GX Developer




Set Data	Meaning	Data Type
s	BIN data, or first number of device storing BIN data.	BIN 16-/32-bit
d	First number of device storing floating point data.	Real number

Conversion from BIN data into floating point data

FLT Conversion from BIN 16-bit data into floating point data

BIN 16-bit data in s is converted into floating point data. The result is stored in d.




¹ Floating point data, data type real number

BIN 16-bit data designated by s has to range within -32768 and 32767.

DFLT Conversion from BIN-32 bit data into floating point data

BIN 32-bit data in s is converted into floating point data. The result is stored in d.




¹ Floating point data, data type real number

BIN 32-bit data designated by s and s+1 have to range within -2147483648 and 2147483647.

Due to the fact that floating point data (data type real number) is processed by simple 32-bit procedures, the number of significant bits is 24 for a binary display, or approx. 7 digits for a decimal display.

The result of the conversion is rounded off at the 25th bit. All higher bits are eliminated. For this reason, if the resulting integer exceeds a range of -16777216 to 16777215 (BIN 24-bit value), errors may occur in the conversion.




¹ Rounded off

² Eliminated

FLTP

With leading edge from SM400, the following program converts BIN 16-bit data in D20 into floating point data. The result is stored in D0 and D1.




¹ BIN 16-bit data

Program Example 2

DFLTP

With leading edge from SM400, the following program converts BIN 32-bit data in D20 and D21 into floating point data. The result is stored in D0 and D1.



¹ BIN 32-bit data

NOTE

These programs will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

² Floating point data, data type real number

² Floating point data, data type real number

³ Conversion error, because there are 7 significant digits

6.3.4 INT, INTP, DINT, DINTP

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
		● ¹	● ¹	•	$lacksquare^2$

Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.


Devices MELSEC Q

	Usable Devices										
		Internal Devices (System, User) Fi			CNET/10 J_N_	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	E			
s	_	•	•	_	•	•	_	•	_	SM0	3
d	•	•	•	•	•	•	•	_	_	SIVIU	3

GX IEC Developer



GX Developer




Set Data	Meaning	Data Type
s	Floating point data, or first number of device storing floating point data.	Real number
d	First number of device storing BIN data.	BIN 16-/32-bit

² Not available for Q00JCPU, Q00CPU and Q01CPU

Conversion from floating point data into BIN data

INT Conversion from floating point data into BIN 16-bit data

Floating point data in s is converted into BIN 16-bit data. The result is stored in d.



¹ Floating point data, data type real number


Floating point data in s and s+1 have to range within -32768 and 32767.

The converted integer value is stored as BIN 16-bit data.

The converted integer value is rounded off at the first digit after the decimal point.

DINT Conversion from floating point data into BIN 32-bit data

Floating point data in s is converted to BIN 32-bit data. The result is stored in d.



¹ Floating point data, data type real number

Floating point data in s and s+1 have to range within -2147483648 and 2147483647.

The converted integer value is stored as BIN 32-bit data.

The converted integer value is rounded off at the first digit after the decimal point.


Operation Errors

In the following cases an operation error occurs and the error flag is set:

- Performing an INT instruction, floating point data designated by s exceeds the relevant device range of -32768 to 32767.
- Performing a DINT instruction, floating point data designated by s exceeds the relevant device range of -2147483648 to 2147483647.

INTP

With leading edge from SM400, the following program converts floating point data in S20 and D21 into BIN 16-bit data. The result is stored in D0.




¹ Floating point data, data type real number

Program Example 2

DINTP

With leading edge from SM400, the following program converts floating point data in D20 and D21 into BIN 32-bit data. The result is stored in D0.



¹ Floating point data, data type real number

NOTE

These programs will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

² BIN 16-bit data

³ No result. Value exceeds relevant device range of INT instruction. Error code is returned.

² BIN 32-bit data

³ No result. Value exceeds relevant device range of DINT instruction. Error code is returned.

6.3.5 DBL, DBLP


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q	
				•	•	

Devices MELSEC Q

	Usable Devices										
		Internal Devices (System, User) File			MELSECNET/10 Direct J□N□		Index Register	Constant K, H (16#)	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn K, H (10#)	к, п (10#)			
s	•	•	•	•	•	•	•	•	_	_	3
d	•	•	•	•	•	•	•	_	_	_	3

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type
s	First number of device storing data to be converted.	BIN 16-bit
d	First number of device storing converted data.	BIN 32-bit


Data Conversion Instructions DBL, DBLP

Functions

Conversion from BIN 16-bit data into BIN 32-bit data

DBL Conversion from BIN 16-bit data into BIN 32-bit data


BIN 16-bit data in s is converted into BIN 32-bit data with sign. The result is stored in d.



Program Example

DBLP

With leading edge from X20, the following program converts BIN 16-bit data in D100 into BIN 32-bit data. The result ist stored in R0 and R1.



NOTE

This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

6.3.6 WORD, WORDP


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q	
				•	•	


Devices MELSEC Q

	Usable Devices										
		Internal Devices (System, User)			CNET/10 J_N_	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Zn K, H (16#)				
S	•	•	•	•	•	•	•	•	1	SM0	3
d	•	•	•	•	•	•	•	_	_	SIVIU	3

GX IEC Developer



GX Developer




Set Data	Meaning	Data Type
S	First number of device storing data to be converted.	BIN 32-bit
d	First number of device storing converted data.	BIN 16-bit

Conversion from BIN 32-bit data into BIN 16-bit data

WORD Conversion from BIN 32-bit data into BIN 16-bit data

BIN 32-bit data in s is converted into BIN 16-bit data. The result is stored in d.



Operation Errors


In the following cases an operation error occurs and the error flag is set:

■ The BIN data designated by s and s+1 exceed the relevant device range of -32768 to 32767 (error code: 4100).

Program Example

WORDP

With leading edge from X20, the following program converts BIN 32-bit data in D100 and D101 into BIN 16-bit data. The result is stored in R0.



NOTE

This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

6.3.7 GRY, GRYP, DGRY, DGRYP


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q	
				•	•	


Devices MELSEC Q

		Usable Devices										
		Internal Devices (System, User)			CNET/10 J_N_	Special Function	Index Register	Constant	Other	Error Flag	Number of steps	
	Bit	Word	Register	Bit	Word	Module U□\G□	Zn K, H (16#)					
s	•	•	•	•	•	•	•	•	1	SM0	3	
d	•	•	•	•	•	•	•	_	_	SIVIU	3	

GX IEC Developer



GX Developer




Set Data	Meaning	Data Type
s	BIN data, or first number of device storing BIN data.	BIN 16-/32-bit
d		Gray code data 16-/32-bit

Conversion from BIN data into Gray code data


GRY Conversion from BIN 16-bit data into Gray code data

BIN 16-bit data in s is converted into Gray code data. The result is stored in d.



DGRY Conversion from BIN 32-bit data into Gray code data

BIN 32-bit data in s is converted into Gray code data. The result is stored in d.




Operation Errors

In the following cases an operation error occurs and the error flag is set:

Data in s is negative.

GRYP


With leading edge from X10, the following program converts BIN 16-bit data in D100 into Gray code data. The result is stored in D200.



Program Example 2

DGRYP

With leading edge from X1C, the following program converts BIN 32-bit data in D10 and D11 into Gray code data. The result is stored in D100 and D101.



NOTE

The program example 2 will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

6.3.8 GBIN, GBINP, DGBIN, DGBINP


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q	
				•	•	


Devices MELSEC Q

	Usable Devices										
	Internal Devices (System, User) File		MELSECNET/10 Direct J□N□		Special Function	Index Register	Constant	Other	Error Flag	Number of steps	
	Bit	Word	Register	Bit	Word	Module U□\G□	Zn	K, H (16#)			
s	•	•	•	•	•	•	•	•	1	- SM0	3
d	•	•	•	•	•	•	•	_	_		

GX IEC Developer



GX Developer




Set Data	Meaning	Data Type	
s		Gray code data 16-/32-bit	
d	First number of device storing converted BIN data.		

Conversion from Gray code data into BIN data


GBIN Conversion from Gray code data into BIN 16-bit data

Gray code data in s is converted into BIN 16-bit data. The result is stored in d.



DGBIN Conversion from Gray code data into BIN 32-bit data

Gray code data in s is converted into BIN 32-bit data. The result is stored in d.




Operation Errors

In the following cases an operation error occurs and the error flag is set:

- Performing a GBIN instruction, data in s exceeds the relevant device range of 0 to 32767.
- Performing a DGBIN instruction, data in s exceeds the relevant device range of 0 to 2147483647.

GBINP


With leading edge from X10, the following program converts Gray code data in D100 into BIN 16-bit data. The result is stored in D200.



Program Example 2

DGBINP

With leading edge from X1C, the following program converts Gray code data in D10 and D11 into BIN 32-bit data. The result is stored in D0 and D1.



NOTE

The program example 2 will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

6.3.9 NEG, NEGP, DNEG, DNEGP

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•	•	•

Devices MELSEC A


										Us	able	e De	vice	s								tion	steps		Carry	Error
		Bit Devices						Word Devices (16-bit)				Cons	stant	Poi	nter	Level	designatio	of st	qex	Flag	Flag					
	X	Υ	M	L	s	В	F	Т	С	D	w	R	AO	A 1	Z	V	K	H (16#)	Р	-	N	Digit des	Number	JE I	M9012	M9010 M9011
d		•	•	•	•	•	•	•	•	•	•	•	•	•	•	• ²						K1 ↓ K4	3 •1	•		•

¹ Refer to chapter "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.


Devices MELSEC Q

				ι	Jsable Devi	ices					
	Internal Devices (System, User) File			MELSECNET/10 Direct J□N□		Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)			
d	•	•	•	•	•	•	•	_	_	_	2

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type
d	First number of device storing data for the sign reversal.	BIN 16-/32-bit


² With DNEG and DNEGP not valid for AnN and AnS

Functions

Sign reversal for BIN data (complement of 2)

NEG Negation of BIN 16-bit data

The NEG instruction (complement of 2 / NOT operation) reverses the sign of BIN 16-bit data. BIN 16-bit data in d is inverted first and then the value "1" is added. The result is stored in d.




¹ Inversion with following addition

The function of this instruction is to change a negative sign into a positive one, or to change a positive sign into a negative one.

DNEG Negation of BIN 32-bit data (Q-series and System Q only)


The DNEG instruction (complement of 2 / NOT operation) reverses the sign of BIN 32-bit data. BIN 32-bit data in d is inverted first and then the value "1" is added. The result is stored in d.



¹ Inversion with following addition

NEGP

With leading edge from XA, the following program subtracts data in D10 from data in D20. M3 is set, if D10 is less than D20. If M3 is set, the result in D10 is the absolute value (complement of 2) and becomes positive.



6.3.10 ENEG, ENEGP

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	● ¹

¹ Not available for Q00JCPU, Q00CPU and Q01CPU


Devices MELSEC Q

					ī	Jsable Dev	ices					
			Devices n, User)	User) File		MELSECNET/10 Direct J□N□		Index Register	Constant	Other	Error Flag	Number of steps
		Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)			
Ī	d	_	•	•	_	•	•	_	_	_	_	2

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type
d	First number of device storing floating point data for the sign reversal.	Real number

Functions Sign reversal for floating point data

ENEG Negation of floating point data


These instructions negate floating point data in d. The result is stored in d.

The function of these instructions is to change a negative sign into a positive one, or a positive sign into a negative one.

Program Example

ENEGP

With leading edge from X20, the following program negates floating point data in D100 and D101. The result is stored in D100 and D101.



NOTE

This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

6.3.11 BKBCD, BKBCDP


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	•

Devices MELSEC Q

		Usable Devices										
	Internal Devices (System, User) File Register			MELSECNET/10 Direct J□\□		Index Register	Constant	Other	Error Flag	Number of steps		
	Bit	Word	negister	Bit	Word	Module U□\G□	Žn	K, H (16#)				
s	_	•	•	_	_	_	_	_	_			
d		•	•			_	_		1	SM0	4	
n	•	•	•	•	•	•	•	•	_			

GX IEC Developer



GX Developer



Set Data	Meaning					
s	First number of device storing BIN data to be converted.	BIN 16-bit				
d	First number of device storing converted BCD data.	BCD 4-digit				
n	Number of data blocks to be converted.	BIN 16-bit				

Functions


Conversion from BIN block data into BCD block data

BKBCD Conversion from BIN 16-bit block data into BCD 4-digit block data

This instruction converts each nth BIN 16-bit block in s into the nth BCD 4-digit block. Converted data is stored in d.

BIN 16-bit block data in s has to range within 0 and 9999.

The most significant two bits of the BIN 16-bit data blocks in s must be reset (0).



Operation Errors


In the following cases an operation error occurs and the error flag is set:

- The number of data blocks determined by n exceeds the storage device numbers designated by s and d (error code: 4101).
- BIN block data in s exceeds the relevant device range of 0 to 9999 (error code: 4100).
- The storage device numbers designated by s and d overlap (error code: 4101).

For details on index qualification refer to chapter 3.6.

BKBCDP

With leading edge from X20, the following program converts BIN 16-bit block data in D100 into BCD 4-digit block data. Converted data is stored in D200. The number of data blocks (3) converted is stored in D0.



6.3.12 BKBIN, BKBINP


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	•

Devices MELSEC Q

		Usable Devices										
	Internal Devices (System, User)		File Register	MELSECNET/10 Direct J□N□		Special Function Module	Index Register	Constant	Other	Error Flag	Number of steps	
	Bit	Word	negister	Bit	Word	U□\G□	Žn	K, H (16#)				
s		•	•			_		1	1			
d		•	•			_				SM0	4	
n	•	•	•	•	•	•	•	•	_			

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type
S	First number of device storing BCD data to be converted.	BCD 4-digit
d	First number of device storing converted BIN data.	BIN 16-bit
n	Number of data blocks to be converted.	BIN 16-bit


Functions

Conversion from BCD block data into BIN block data

BKBIN Conversion from BCD 4-digit block data into BIN 16-bit block data

This instruction converts each nth BCD 4-digit block in s into the nth BIN 16-bit block. Converted data is stored in d.

BIN 16-bit block data in s has to range within 0 to 9999.



Operation Errors


In the following cases an operation error occurs and the error flag is set:

- The number of data blocks determined by n exceeds the storage device numbers designated by s and d.
- BCD block data in s exceeds the relevant device range of 0 to 9999.
- The storage device numbers designated by s and d overlap.

For details on index qualification refer to chapter 3.6.

BKBINP

With leading edge from X20, the following program converts BCD 4-digit block data in D100 into BIN 16-bit block data. Converted data is stored in D200. The number of data blocks (3) converted is stored in D0.



NOTE

This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

6.4 Data transfer instructions

These instructions transfer, invert, or exchange data. In total, 24 different instructions are supplied:

NOTE

Transferred data remain stored until they are replaced. Therefore, data even remain stored if the input condition of the transfer instruction is reset.

Function	MELSEC Instruction in MELSEC Editor	MELSEC Instruction in IEC Editor		
	MOV	MOV_M		
BIN Data Transfer	MOVP	MOVP_M		
(16-/32-bit)	DMOV	DMOV_M		
	DMOVP	DMOVP_M		
Transfer of	EMOV	EMOV_M		
Floating Point Data	EMOVP	EMOVP_M		
Transfer of	\$MOV	STRING_MOV_M		
Character String Data	\$MOVP	STRING_MOVP_M		
	CML	CML_M		
Inverted BIN Data Transfer	CMLP	CMLP_M		
(16-/32-bit)	DCML	DCML_M		
	DCMLP	DCMLP_M		
Disal- Data Transfer	BMOV	BMOV_M		
Block Data Transfer	BMOVP	BMOVP_M		
Block Transfer of	FMOV	FMOV_M		
identical Data	FMOVP	FMOVP_M		
	ХСН	XCH_M		
BIN Data Exchange	XCHP	XCHP_M		
(16-/32-bit)	DXCH	DXCH_M		
	DXCHP	DXCHP_M		
BIN Data Exchange	BXCH	BXCH_M		
(16-bit blocks)	BXCHP	BXCHP_M		
Byte Exchange	SWAP	SWAP_MD		
(upper and lower byte)	SWAPP	SWAP_P_MD		

NOTE Within the IEC editors please use the IEC commands.

6.4.1 MOV, MOVP, DMOV, DMOVP

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•	•	•

Devices MELSEC A

		Usable Devices													ıtion	steps		Carry	Error							
			Bit	Dev	ices					Wor	d De	vice	s (1	6-bit)		Con	stant	Poi	nter	Level	signa	of st	Index	Flag	Flag
	X	Υ	M	L	s	В	F	T	С	D	w	R	AO	A1	Z	V	K	H (16#)	P	I	N	Digit designation	Number of	드	M9012	M9010 M9011
	MOV																									
s	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•				K1	5			
d		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•						↓ K4	● ¹	•		•
	DMOV																									
s	•	•	•	•	•	•	•	•	•	•	•	•	•		•		•	•				K1	7			
d		•	•	•	•	•	•	•	•	•	•	•	•		•							K8	● ¹			

¹ Refer to chapter "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.

Devices MELSEC Q

				ı	Usable Dev	ices						
	Internal Devices (System, User) File		System, User) File Direct J□\□		irect J□\□ Fu		Index Register	Constant	Other	Error Flag	Number of steps	
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)				
s	•	•	•	•	•	•	•	•	_	_	3 ¹⁾	
d	•	•	•	•	•	•	•		_	_	3''	

¹ The number of steps depends on the device and the type of CPU.

If a QnA-CPU or a single processor CPU of the System Q is used:

3

If a System Q multi processor CPU is used with

internal word devices (except for file register ZR) or constants: 2


Bit Devices, whose device numbers are multiplies of 16, whose digit designation is K4, and which use no index qualification:

and which use no index qualification:

If a System Q multi processor CPU is used with devices other than above mentioned:

3

GX IEC Developer



GX Developer




Variables

Set Data	Meaning	Data Type
s	Source data, or first number of device storing data to be transferred.	BIN 16-/32-bit
d	First number of destination device to store transferred data.	DIIN 10-/32-DII

Functions BIN data transfer


MOV BIN 16-bit data transfer

The MOV instruction transfers BIN 16-bit data in s to the device designated by d.



DMOV BIN 32-bit data transfer


The DMOV instruction transfers BIN 32-bit data in s to the device designated by d.



Program Example 1


MOVP

With leading edge from SM400, this program transfers data at X0 through XB to D8.



MOVP


With leading edge from X8, the following program transfers the constant 155 as BIN value to D8.



Program Example 3

DMOVP


With leading edge from SM400, the following program transfers data in D0 and D1 to D7 and D8.



Program Example 4

DMOVP

With leading edge from SM400, the following program transfers data at X0 through X1F to D0 and D1.



NOTE

The program examples 3 and 4 will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

6.4.2 EMOV, EMOVP

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	● ¹

¹ Not available for Q00JCPU, Q00CPU and Q01CPU


Devices MELSEC Q

				ī	Usable Dev	ices					
		Internal Devices (System, User) File		File Direct J□\□		MELSECNET/10 Special Function		Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	E			
s	_	•	•		•	•	_	•	1		3
d	_	•	•		•	•	_	1	-		3

GX IEC Developer



GX Developer




Set Data	Meaning	Data Type
s	Floating point data, or first number of device storing data to be transferred.	Real number
d	First number of device storing transferred floating point data.	near number

Functions Floating point data transfer

EMOV Floating point data transfer

The EMOV instruction transfers floating point data in s to the device designated by d.




¹ Floating point number, data type real number

Program Example 1


EMOVP

With leading edge from SM400, the following program transfers floating point data in D10 and D11 to D0 and D1.



EMOVP

With leading edge from X8, the following program transfers the real number 1,23 to D10 and D11



NOTE

These programs will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

6.4.3 \$MOV, \$MOVP


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	•


Devices MELSEC Q

				Ţ	Usable Devi	ices					
Ī		Devices n, User)	File		MELSECNET/10 Direct J□N□		Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	ð			
s	_	•	•		_	_	_	•	_	SM0	3
d	_	•	•	_	_	_	_	_	_	SIVIU	3

GX IEC Developer



GX Developer




Set Data	Meaning	Data Type
s	Character string data, or first number of device storing data to be transferred.	Character string
d	First number of device storing transferred character string data.	Character string

Functions Character string data transfer

\$MOV Character string data transfer

The \$MOV instruction transfers character string data in s to d. The instruction transfers character string data from the first number of device designated by s up to the number of device storing the code "00H" (end of string) in one operation.



¹ Indicates end of character string

The \$MOV instruction is even performed without error messages, if the range of devices storing character string data to be transferred (s through s+n) overlaps with the range of devices storing transferred data (d through d+n). The \$MOV instruction performs as follows, if character string data in D10 through D13 is transferred to D11 through D14:

If the code "00H" is stored at lower bytes of s+n, the characters following at the higher bytes are omitted. In d+n, the transferred code "00H" will be stored at both, the higher bytes and the lower bytes:

² 1st character

³ nth character

¹ Character is not transferred.

² "00H" is stored automatically.


Operation Errors

In the following cases an operation error occurs and the error flag is set:

- The code "00H" does not exist in character string data designated by s (error code: 4101).
- Character string data in s cannot be transferred completely to d.

Program Example

With leading edge from X0, the following program transfers character string data at D10 through D12 to D20 through D22.



NOTE

This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

6.4.4 CML, CMLP, DCML, DCMLP

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•	•	•

Devices MELSEC A

											Us	able	e De	vices	S								ıtion	teps		Carry	Error
				Bit I	Devi	ices					Wor	d De	vice	s (16	6-bit)		Con	stant	Poi	nter	Level	designation	of St	Index	Flag	Flag
	х	١	1	M	L	s	В	F	Т	С	D	w	R	AO	A1	Z	V	K	H (16#)	P	ı	N	Digit de:	Number of steps		M9012	M9010 M9011
	CML																										
s	•			•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•				K1	5			
d				•	•	•	•	•	•	•	•	•	•	•	•	•	•						¥ K4	● ¹	•		
DCML																											
s	•	•		•	•	•	•	•	•	•	•	•	•	•		•		•	•				K1	7			
d		•	•	•	•	•	•	•	•	•	•	•	•	•		•						·	¥ K8	lacksquare1			

¹ Refer to chapter "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.

Devices MELSEC Q

				ı	Jsable Dev	ices					
		Devices n, User)	File		CNET/10 J=N=	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)			
s	•	•	•	• •		•	•	•	_	_	3 ¹⁾
d	•	•	•	•	•	•	•	_	_	_	317

¹ The number of steps depends on the device and the type of CPU.

If a QnA-CPU or a System Q single processor CPU is used:

3


If a System Q multi processor CPU is used with internal word devices (except for file register ZR) or constants:

2


If a System Q multi processor CPU is used with Bit Devices, whose device numbers are multiplies of 16, whose digit designation is K4, and which use no index qualification: 2

If a System Q multi processor CPU is used with devices other than above mentioned: 3

GX IEC Developer



GX **Developer**




Variables

Set Data	Meaning	Data Type
s	BIN data, or first number of device storing data to be inverted.	BIN 16-/32-bit
d	First number of device storing inverted data.	DIN 10-/32-DIL

Functions BIN data inversion


CML BIN 16-bit data inversion

BIN 16-bit data in s is inverted bit by bit. The result is stored in d.




DCML BIN 32-bit data inversion

BIN 32-bit data in s is inverted bit by bit. The result is stored in d.



CML

While SM402 is set, the following program transfers data at X0 through X7 inverted to D0.




¹ Undesignated bits are read as 0.

The number of bits in s must be smaller than the number of bits in d.

Program Example 2

CML

While SM402 is set, the following program transfers data in M16 through M23 inverted to K3 Y40 (Y40 through Y4F). Y48 through Y4B are all set (1), because they were read as 0.




¹ Undesignated bits are read as 0.

The number of bits in s must be smaller than the number of bits in d.

CMLP


With leading edge from X3, the following program transfers data in D0 inverted to D16.



Program Example 4

DCML

While SM402 is set, the following program transfers data at X0 through X1F inverted to D0 and D1.




¹ Undesignated bits are read as 0.

The number of bits in s must be smaller than the number of bits in d.

DCML

While SM402 is set, the following program transfers data in M16 through M35 inverted to Y40 and Y57.




¹ Undesignated bits are read as 0.

Program Example 6

DCMLP

With leading edge from X3, the following program transfers data in D0 and D1 inverted to D16 and D17.



The number of bits in s must be smaller than the number of bits in d.

NOTE

The program examples 4 and 6 will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

6.4.5 BMOV, BMOVP

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•	•	•

Devices MELSEC A


										Us	able	e De	vice	s								tion	steps		Carry	Error
			Bit	Devi	ices					Word	d De	vice	s (16	6-bit)		Con	stant	Poi	nter	Level	designation	ō	Index	Flag	Flag
	X	Υ	M	L	s	В	F	T	С	D	w	R	AO	A1	Z	٧	K	H (16#)	Р	I	N	Digit de	Number	<u>l</u>	M9012	M9010 M9011
s	•	•	•	•	•	•	•	•	•	•	•	•														
d		•	•	•	•	•	•	•	•	•	•	•										K1 ↓ K4	9 •1	•		•
n																	•	•				11.4				

¹ Refer to chapter "Programming an AnA, AnAS, and AnU CPU" in this Programming Manual for the according number of steps.

Devices MELSEC Q

				ι	Jsable Devi	ices					
		Devices 1, User)	File	MELSE(Direct		Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)			
s	•	•	•	•	•	•	_		ı		
d	•	•	•	• •		•	_		_	SM0	4
n	•	•	•	•	•	•	•	•	_		

GX IEC Developer



GX Developer




Set Data	Meaning	Data Type
s	First number of device storing data to be transferred.	
d	First number of device storing transferred data.	BIN 16-bit
n	Number of data blocks to be transferred.	

Functions

BIN block data transfer


BMOV BIN 16-bit block data transfer

The BMOV instruction transfers successive data blocks in a batch. The first number of device storing block data is designated by s. The number of successive data blocks to be transferred is determined by n. The data are transferred to the device designated by d onwards.



A transfer can even be performed without operation errors, if the source and the destination devices overlap. Transfer to the smaller device number begins from s. Transfer to the larger device number begins from s+(n-1).

If s is a word device and d is a bit device, the number of bits designated by digit designation for the bit device will be the object bits for the word device. If K1Y30 is designated by d, the object bits for the word device s are the lower 4 bits.



If s and d are bit devices, the number of bits in s and d must equal.

Operation Errors


In the following cases an operation error occurs and the error flag is set:

 The number of data blocks determined by n exceeds the storage device numbers designated by s and d (Q series and System Q = error code 4101).

BMOVP

With leading edge from SM402, the following program transfers the lower 4 bits of data (b0 through b3) in D66 through D69 to the outputs Y30 through Y3F. The number of blocks (4) to be transferred is determined by the constant K4.

The bit patterns show the structure of bits before and after the transfer.




¹ These bits are ignored.

Program Example 2

BMOVP

With leading edge from SM402, the following program transfers data at X20 through X2F to D100 through 103. The number of blocks (4) to be transferred is determined by the constant K4.

The bit patterns show the structure of bits before and after the transfer.



6.4.6 FMOV, FMOVP

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•	•	•

Devices MELSEC A


										Us	able	Dev	vices	3								ıtion	steps		Carry	Error
			Bit	Devi	ices					Wor	d De	vice	s (16	6-bit))		Cons	stant	Poi	nter	Level	designatio	of	Index	Flag	Flag
	X	Y	M	L	s	В	F	Т	С	D	w	R	AO	A1	z	٧	K	H (16#)	Р	ı	N	Digit des	Number		M9012	M9010 M9011
s	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•								
d		•	•	•	•	•	•	•	•	•	•	•										K1 ↓ K4	9 •1	•		•
n																	•	•				1/4				

¹ Refer to chapter "Programming an AnA, AnAS, and AnU CPU" in this Programming Manual for the according number of steps.


Devices MELSEC Q

				Į	Jsable Devi	ices					
		Devices n, User)	File	MELSE(Direct	CNET/10 J=N=	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)			
s	•	•	•	•	•	•	•	•	ı		
d	•	•	•	• •		•	_		_	SM0	4
n	•	•	•	•	•	•	•	•	_		

GX IEC Developer



GX Developer




Set Data	Meaning	Data Type
S	First number of device storing data to be transferred.	
d	First number of device storing transferred data.	BIN 16-bit
n	Number of data blocks to be transferred.	

Functions


Identical BIN block data transfer

FMOV Identical BIN 16-bit block data transfer

The FMOV instruction transfers data in s to d through d+(n-1). Each device of the data block from d through d+(n-1) stores the value from s.



If s is a word device and d is a bit device, the number of bits designated by digit designation for the bit device will be the object bits for the word device.



¹ These bits are ignored.

If s and d are bit devices, the number of bits in s and d must equal.

Operation Errors


In the following cases an operation error occurs and the error flag is set:

• The number of data blocks determined by n exceeds the storage device numbers designated by s and d (Q series and System Q = error code 4101).

FMOVP

With leading edge from XA, the following program transfers the lower 4 bits of data (b0 through b3) in D0 to the outputs Y10 through Y23. The number of blocks (5) is determined by the constant K5.

The bit patterns show the structure of bits before and after the transfer.




¹ These bits are ignored.

Program Example 2

FMOVP

With leading edge from XA, the following program transfers data at X20 through X23 to D100 through D103. The number of blocks (4) to be transferred is determined by the constant K4.

The bit patterns show the structure of bits before and after the transfer.



¹ These bits are ignored.

6.4.7 XCH, XCHP, DXCH, DXCHP

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•	•	•

Devices MELSEC A


	Usable Devices														ıtion	nation		Carry	Error							
	Bit Devices						Word Devices (16-bit)							Constant Pointe		Pointer Lev		Level	designation	of st	Index	Flag	Flag			
	X	Υ	M	L	s	В	F	Т	С	D	w	R	A0	A1	Z	V	K	H (16#)	Р	ı	N	Digit de	Number of	=	M9012	M9010 M9011
	хсн																									
d1		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•						K1	5			
d2		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•						¥ K4	● ¹			•
	DXCH																									
d1		•	•	•	•	•	•	•	•	•	•	•	•		•							K1	7			
d2		•	•	•	•	•	•	•	•	•	•	•	•		•							K8	● ¹			

¹ Refer to chapter "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.


Devices MELSEC Q

		Devices n, User)	File	MELSE(Direct	CNET/10 J=N=	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)			
d1	•	•	•	•	•	•	•		_	_	3
d2	•	•	•	•	•	•	•	-	_	_	3

GX IEC Developer



GX Developer




Set Data	Meaning	Data Type	
d1	First number of device storing data to be evaluated	BIN 16-/32-bit	
d2	First number of device storing data to be exchanged.	BIN 10-/32-DIL	

Functions BIN data exchange


XCH BIN 16-bit data exchange

The XCH instruction exchanges BIN 16-bit data in d1 and BIN 16-bit data in d2.



DXCH BIN 32-bit data exchange


The DXCH instruction exchanges BIN 32-bit data in (d1)+1, d1 and BIN 32-bit data in(d2)+1, d2.



Program Example 1


XCHP

With leading edge from X8, the following program exchanges data in D0 and the actual value in T0.



XCHP


With leading edge from X10, the following program exchanges data in D0 and data in M16 through M31.



Program Example 3

DXCHP


With leading edge from X10, the following program exchanges data in D0 and D1 and data in M16 through M47.



Program Example 4

DXCHP

With leading edge from M0, the following program exchanges data in D0 and D1 and data in D9 and D10.



NOTE

The program examples 3 and 4 will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

6.4.8 BXCH, BXCHP


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	•

Devices MELSEC Q

				Į	Jsable Devi	ices					
		Devices n, User)	File		MELSECNET/10 Direct J□N□		Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)			
d1	_	•	•			_	_		1		
d2	_	•	•			_	_			SM0	4
n	•	•	•	•	•	•	•	•	_		

GX IEC Developer



GX Developer




Set Data	Meaning	Data Type
d1	First number of device storing data to be evaluated	
d2	First number of device storing data to be exchanged	BIN 16-bit
n	Number of exchanges	

Functions

BIN block data exchange

BXCH BIN 16-bit block data exchange

The BXCH instruction exchanges BIN 16-bit block data in d1 and BIN 16-bit block data in d2.



Operation Errors

In the following cases an operation error occurs and the error flag is set:


- The number of data blocks determined by n exceeds the storage device numbers designated by d1 and d2 (error code: 4101).
- The storage device numbers designated by d1and d2 overlap (error code: 4101)

Program Example

BXCHP

With leading edge from X1C, the following program exchanges data blocks beginning from D200 and data blocks beginning from R0. The number of blocks (3) to be exchanged is determined by the constant K3.

The bit patterns show the structure of bits before and after the transfer.



6.4.9 SWAP, SWAPP

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
		● ¹	● ¹	•	•

Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.

Devices MELSEC Q

			Usable Devices											
				File	MELSECNET/10 Direct J□N□		Special Function	Index Register	Constant	Other	Error Flag	Number of steps		
		Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)					
ſ	s	•	•	•	•	•	•	•	_		_	3		

GX IEC Developer



GX Developer




Set Data	Meaning	Data Type
s	First number of device storing data to be swapped.	BIN 16-bit

Functions Upper and lower byte exchanges

SWAP Upper and lower byte exchanges


The swap instruction exchanges the upper and lower 8 bits (upper and lower byte) of BIN 16-bit data in s.



Program Example

SWAPP

With leading edge from X10, the following program exchanges the upper and lower 8 bits in R10.




6.5 Program Branch Instructions

Program branch instructions include a jump destination.

Function	MELSEC Instruction in MELSEC Editor	MELSEC Instruction in IEC Editor
Conditional Jump	CJ	CJ_M
Conditional Jump from next Scan	SCJ	SCJ_M
Jump	JMP	JMP_M
Jump to End of Program	GOEND	GOEND_M

A jump destination is designated by a pointer P (GX Developer) or a label (GX IEC Developer). For details on programming a label in GX IEC Developer see the Programming Manual for the GX IEC Developer.



6.5.1 CJ, SCJ, JMP

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q	
•	•	•	•	•	•	

Devices MELSEC A


										Us	able	Dev	vices	3								ıtion	teps		Carry	Error
			Bit	Devi	ices				١	Nord	d De	vice	s (10	6-bit)		Con	stant	Poi	nter	Level	designation	of ste	lex	Flag	Flag
	X	Υ	M	L	s	В	F	Т	С	D	w	R	AO	A 1	Z	V	K	H (16#)	P	I	N	Digit des	Number Ind		M9012	M9010 M9011
p																			•				3 •1	•		•

¹ Refer to chapter "Programming an AnA, AnAS, and AnU CPU" in the Programming Manual for the according number of steps.


Devices MELSEC Q

					Jsable Devi	ices					
	(-,,		File	MELSECNET/10 Direct J□N□		Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)	Р		
р	_	_	_	_	_	_	_	_	•	SM0	2

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type
р	Jump destination	Pointer/Label

Functions Jump instructions


A jump instruction consists of a jump command CJ, SCJ, or JMP (**C**onditional **J**ump, **J**u**MP**) and a pointer (or label) P, designating the jump destination.

For the A series, the pointer (label) number has to range within P(Label)0 and P(Label)255. Here, P(Label)255 has the same meaning as an END instruction and cannot be used as jump destination.

For the Q series and the System Q, the pointer (label) number has to range within P(Label)0 and P(Label)4095. A jump destination P(Label)xx can be freely placed in a program.

CJ Conditional jump


If the input condition is set, the CJ instruction executes the part of a program designated by the jump destination. If the input condition is not set, the next program step is executed.



¹ Input condition

SCJ Conditional jump from next program scan

If the input condition is set, the SCJ instruction executes the part of a program designated by the jump destination from the next scan on. If the input condition is not set, the next program step is executed.



¹ Input condition

² CJ instruction

³ Executed each scan

² SCJ instruction

³ One scan

⁴ Executed each scan

JMP Jump instruction

The jump instruction executes the part of a program designated by the jump destination without any input condition (unconditional jump).


NOTE

If a set timer is skipped by a CJ, SCJ, or JMC instruction it will nevertheless keep its timing accurately.


If an OUT instruction is skipped by a jump instruction, the condition of the output remains unchanged.

Executing a jump instruction shortens the scan time of a program in relation to the skipped program steps (see tables in appendices).

The CJ, SCJ, and JMP instruction can even jump back to a lower jump destination. However, a program must exit the program loop before the watchdog timer times out (the following program example exits the loop, when X7 is set).




The condition of a device skipped by a jump instruction remains unchanged. This is illustrated by the following program example:



After XB is set, this program jumps to the jump destination Label19. The conditions of the outputs Y43 and Y49 even remain unchanged, if XC or XD are set or reset.

The jump destination Label9 occupies one program step.



The CJ, SCJ, or JMP instruction only jumps to destinations within one single program.

If a jump destination is located within the skip range during a skip operation (operation skipping parts of a program), program execution proceeds from the first available address following the jump destination.

Operation Errors


In the following cases an operation error occurs and the error flag is set:

- A common pointer has been designated. (Q series and System Q = error code 4210).
- The jump destination of the jump instruction is not defined in a program (jump destination or pointer is missing) (Q series and System Q = error code 4210).
- The jump destination is located after an END instruction.
 (Q series and System Q = error code 4210).

Program Example 1

CJ


The following program jumps to the destination Label_3 when X9 is set.



Program Example 2

SCJ

The following program jumps to the destination Label_3 from the next scan when XC is set.



6.5.2 **GOEND**


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	•


Devices MELSEC Q

				Ţ	Jsable Dev	ices					
		l Devices m, User)	File		CNET/10 J=N=	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Bit Word Register		Bit	Word	Module U□\G□	Žn	K, H (16#)			
F	_	_	_	_	_	_	_	_	_	SM0	1

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type
_	_	_

Functions GOEND Jump to the end of a program

The jump destination of the GOEND instruction is the FEND or END instruction of the program.

Operation Errors


In the following cases an operation error occurs and the error flag is set:

- A GOEND instruction was executed after a CALL or ECALL instruction and before a RET instruction (error code: 4211).
- A GOEND instruction was executed after a FOR instruction and before a NEXT instruction (error code: 4200).
- A GOEND instruction was executed during an interrupt program but before an IRET instruction (error code: 4221).
- A GOEND instruction was executed between a CHKCIR and a CHKEND instruction (error code: 4230).
- A GOEND instruction was executed between an IX and an IXEND instruction (error code: 4231).

Program Example

GOEND

The following program jumps to the END instruction when data in D0 is negative.



6.6 Program Execution Control Instructions

Program execution control instructions invoke interrupt routines. The interrupts can be enabled or disabled individually or via bit patterns.

The following table gives an overview of these instructions:

Function	MELSEC Instruction in MELSEC Editor	MELSEC Instruction in IEC Editor
Interrupt disabled	DI	DI_M
Interrupt enabled	El	EI_M
Bit pattern of execution conditions of interrupt programs	IMASK	IMASK_M
End of interrupt program	IRET	IRET_M

6.6.1 DI, EI, IMASK

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
● ¹	● ¹	•	•	•	•

¹ Using an AnN or AnS CPU the DI/EI instruction is only executable, if the internal relay M9053 is not set.

Devices MELSEC A

									Us	able	Dev	rices	;							designation	steps		Carry	Error Flag
		Bit	Devi	ices				١	Nord	l De	vice	s (16	6-bit)	Con	stant	Poi	nter	Level	signa	of st	qex	Flag	Flag
X	Υ	Y M L S B F T C D W R A0 A1 Z V K H P I N S B H T C D W R A0 A1 Z V K H (16#) P I N										<u>n</u>	M9012	M9010 M9011										
																					1 ●¹			


¹ DI and EI instruction only

Devices MELSEC Q


				l	Jsable Devi	ices					
		Internal Devices (System, User) Bit Word File Register			CNET/10 Junu	Special Function Module	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	negister	Bit	Word	U_\G_	Žn	K, H (16#)			
s	1	● ¹	•1	1	● ¹	•1	1		ı	1	2 •1
_	_	_			_	_	_	-		-	1 ●²

¹ IMASK instruction only

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type
s	Bit pattern storing execution conditions of interrupts or first number of device storing bit pattern.	BIN 16-bit

² DI and EI instruction only

Functions Interrupt instructions

An interrupt program is an inserted part of program (designated by an interrupt address lxx) that can be invoked by an external interrupt signal. The interrupt program is executed depending on the EI/DI instruction. Using an AnN CPU the meaning of the EI/DI instructions depends on the status of the internal relay M9053. Only if the relay is not set, the instructions serve as execution conditions for an interrupt program. If the internal relay M9053 is set, the instructions are used in conjunction with a link refresh (see "Refresh Instructions").


DI Disable interrupt

The DI instruction disables the execution of an interrupt program until an EI instruction is executed. The DI status after switching on or resetting the CPU is active.

El Enable interrupt

The EI instruction enables invoking an interrupt program designated by an interrupt address lxx, or enables the execution of an IMASK instruction.

Even though an interrupt condition might be generated between the DI and EI instructions, the interrupt program is suspended until the entire cycle from DI to EI has been processed. The following diagram illustrates the execution in the GX Developer:



¹ Sequence program

NOTE

The GX IEC Developer inserts the FEND instruction automatically. The event lxx has to be allocated to a task.

² Interrupt program

IMASK Bit pattern of execution conditions of interrupt programs (Q series and System Q)

In the bit pattern designated by s a particular interrupt address is allocated to each bit. The condition of each bit determines whether the allocated interrupt can be executed. If the bit is reset (0), the interrupt program cannot be executed. If the bit is set (1), the interrupt program will be executed.

QnACPU

The following table shows the allocation of bits in s through s+2 to the corresponding interrupt addresses:

After switching on the CPU or resetting it with the RUN/STOP key switch the bits b0 to b31 (interrupt addresses I0 to I31) are set (1), i.e. these interrupt programs can be executed. The bits b32 to b47 (interrupt addresses I32 to I47) are reset (0), i.e. these interrupt programs cannot be executed.

The bit patterns designated by s through s+2 are stored in the special registers SD715 through SD717.

System Q CPU (single processor type)

The allocation of bits in s through s+7 to the corresponding interrupt addresses is shown below:

s + 1	5 114 1 130 7 146 3 162	129	128	127	126	125		17 123 139	16 122	15			12 118	I1 I17	10 116
s + 2 [14	7 146	145							!	<u> </u>			118	117	116
	<u> </u>		144	143	142	141	140	139	138	1 137			_		
s + 3 [16	3 162	161					1	<u> </u>		107	136	135	134	133	132
	_	1 101	160	159	158	157	156	155	154	153	152	151	150	149	148
s + 4	9 178	177	176	175	174	173	172	171	170	169	168	167	166	165	164
s + 5	5 194	193	192	191	190	189	188	187	186	185	184	183	182	181	180
s + 6	11 11110	1109	1108	1107	1106	1105	1104	1103	1102	1101	1100	199	198	197	196
s + 7	27 1126	1125	1124	1123	1122	1121	1120	1119	1118	1117	1116	1115	1114	1113	1112

When the power supply of the CPu is switched on or when the CPU has been reset with the RUN/STOP switch, the execution of interrupt programs I0 through I31 is enabled.

The bit patterns designated by s through s+2 are stored in the special registers SD715 through SD717. The bit patterns designated by s+3 through s+7 are stored in the special registers SD781 through SD785.

The bit patterns are designated as s through s+7 successively although the special registers are separated (SD715 through SD717 and SD781 through SD785).

System Q CPU (multi processor type)

The allocation of bits in s through s+15 to the corresponding interrupt addresses is shown below:

	יוט טוט.		N12	ווע	N I U	ω,	νu	IJ,	νυ	D.U	~-	νυ	NΔ	νı	DU.
S	115 114	113	112	111	110	19	18	17	16	15	14	13	12	11	10
s +1	131 130	129	128	127	126	125	124	123	122	121	120	119	118	117	116
s + 2	147 146	145	144	143	142	141	140	139	138	137	136	135	134	133	132
s + 3	163 162	161	160	159	158	157	156	155	154	153	152	151	150	149	148
s + 4	179 178	177	176	175	174	173	172	171	170	169	168	167	166	165	164
s + 5	195 194	193	192	191	190	189	188	187	186	185	184	183	182	181	180
s + 6	1111 1110	1109	1108	1107	1106	1105	1104	1103	1102	1101	1100	199	198	197	196
s + 7	1127 1120	1125	1124	1123	1122	1121	1120	1119	1118	1117	1116	1115	1114	1113	1112
s + 8	1143 1142	1141	1140	1139	1138	1137	1136	1135	1134	1133	1132	1131	1130	1129	1128
s + 9	1159 1158	3 1157	1156	1155	1154	1153	1152	1151	1150	1149	1148	1147	1146	1145	1144
s +10	1175 1174	1 1173	1172	1171	1170	1169	1168	1167	1166	1165	1164	1163	1162	1161	1160
s + 11	1191 1190	1189	1188	1187	1186	1185	1184	1183	1182	1181	1130	1129	1128	1127	1126
s + 12	1207 1200	1205	1204	1203	1202	1201	1200	1199	1198	1197	1196	1195	1194	1193	1192
s + 13	1223 1223	2 1221	1220	1219	1218	1217	1216	1215	1214	1213	1212	1211	1210	1209	1208
s + 14	1239 1238	1237	1236	1235	1234	1233	1232	1231	1230	1229	1228	1227	1226	1225	1224
s + 15	1255 1254	1 1253	1252	1251	1250	1249	1248	1247	1246	1245	1244	1243	1242	1241	1240

When the power supply of the CPu is switched on or when the CPU has been reset with the RUN/STOP switch, the execution of interrupt programs I0 through I31 is enabled. The execution of interrupt programs I32 through I255 is disabled.


The bit patterns designated by s through s+2 are stored in the special registers SD715 through SD717. The bit patterns designated by s+3 through s+15 are stored in the special registers SD781 through SD793.

Although the special registers are separated (SD715 through SD717 and SD781 through SD793), the bit patterns are designated as s through s+15 successively.

NOTE

If a counter is needed within an interrupt program, there are special interrupt counters supplied for this purpose. The CPU types A3H, A3M, AnA, AnAS and AnU are not supplied with these special counters.

The interrupt address (interrupt pointer) designating the interrupt program occupies one program step.



With the GX Developer or with the GX IEC Developer in MELSEC mode the instructions FEND and IRET have to be programmed by the user.


Alternatively to the MELSEC editor the IEC editor can be used. The interrupt is allocated to a task and the FEND and IRET instructions are placed automatically by the compiler of the GX IEC Developer MEDOC (see program example).

You will find a description of the interrupt conditions elsewhere in this manual.

During the execution of an interrupt program the DI status is internally set, so that no other interrupt program can be executed simultaneously. Another interrupt program can only be invoked after setting an EI instruction.

If an EI or DI instruction is placed within an MC instruction, the EI or DI instruction is executed without regard to the MC instruction.

Using an AnN or AnS CPU, the EI or DI is only executable, if the internal relay M9053 is not set. If the internal relay is set, the EI or DI instruction is the execution condition of a link refresh. With an AnN or AnS CPU the internal relay M9053 must be reset before an EI or DI instruction can be processed as a condition for an interrupt program call.




Program Example

EI, DI, IMASK (GX IEC Developer)

The following program enables the execution of an interrupt program, if X0 is set (1). If X0 is reset (0), the execution of the interrupt program is disabled.

The lower diagram shows the tasks to be programmed in the IEC mode. These tasks invoke the interrupt programs I1 and I2.

Interrupt_1 (I1) and Interrupt_2 (I2) are interrupt programs. The IRET instruction does not need to be programmed because it is placed automatically by the compiler of the GX IEC Developer.



NOTE


This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

Program Example

EI, DI, IMASK (CPU of the System Q, GX Developer)

In the following program, the execution of an interrupt program is enabled if X0 is set (1). When X0 is reset (0), the execution of the interrupt program is disabled.

I1 and I3 are interrupt programs.



```
0
    LD
              ХO
 1
    СJ
              P10
                                                       Instruction List
    DI
    P10
    LD
              Х1
 6
    CJ
              P20
 8
              ΧO
 9
    MOVP
              HOA
                        D10
              НО
11
    MOVP
                        D11
13
    MOVP
              НΟ
                        D12
15
    IMASK
              D10
17
    ΕT
18
    P20
19
    LD
              МО
20
    OUT
              Y20
21
    FEND
22
    Τ1
23
              M10
    LD
24
    MOVP
              K10
                        D100
26
    IRET
27
    13
28
    LD
              M11
29
                        D200
    +P
              D100
32
    IRET
33
    END
```

6.6.2 IRET

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•	•	•


Devices MELSEC A

									Us	able	Dev	vices	3								tion	steps		Carry	Error
	Bit Devices							Word Devices (16-bit) Co					Cons	stant	Poi	nter	Level	igna	of st	lex	Flag	Flag			
Х	Υ	М	L	s	В	F	Т	С	D	w	R	AO	A1	Z	V	V	H (16#)	Р	I	N	Digit des	Number	pul	M9012	M9010 M9011
																						1			

Devices MELSEC Q

			ı	Jsable Devi	ices					
	Devices n, User)	File		CNET/10 J_N_	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)			
			_	_	_	_	_	_	_	1


GX IEC Developer



NOTE

Within the IEC editors of the GX IEC Developer the IRET instruction is placed automatically in the program.

GX Developer



Set Data	Meaning	Data Type
_	_	_

Functions Return from an interrupt program to the main program

IRET End of an interrupt program

The end of an interrupt program is indicated by an IRET instruction.

Counters are processed continuously during the interrupt.

The main program is returned to after execution of the IRET instruction.


The following CPU types do not process interrupt counters: A3H, A3M, AnA, AnAS, AnU.

Operation Errors

In the following cases an operation error occurs and the error flag is set:

- There is no corresponding interrupt address for the interrupt call (Q series and System Q = error code 4220).
- If the IRET instruction is placed prior to an interrupt program, the CPU quits processing at that point (Q series and System Q = error code 4223).
- An END, FEND, GOEND, or STOP instruction was placed between an interrupt call and an IRET instruction.

NOTE The following example shows a programming error!



¹ Sequence program

Program Example

For the application of an IRET instruction in a program refer to the program examples for the EI, DI, and IMASK instructions.

² Interrupt program

6.7 Link Refresh Instructions

Link refresh instructions refresh data at input/output interfaces or data of transfer procedures. The following table gives an overview of these instructions:

Function	MELSEC Instruction in MELSEC Editor	MELSEC Instruction in IEC Editor
I/O partial refresh	RFS	RFS_M
I/O partial refresh (Q series and System Q)	RFSP	RFSP_M
I/O partial refresh (A series)	SEG	SEG_M
Refresh instruction for link and interface data	СОМ	COM_M
Execution condition	EI	EI_M
of refresh instruction for link and interface data	DI	DI_M

6.7.1 RFS, RFSP

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	•

Devices MELSEC Q

				ı	Usable Dev	ices					
		Devices 1, User)	File		CNET/10 J_N_	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit Word		Module U□\G□	Žn	K, H (16#)			
s	● ¹		_		_	_	_	1	1	SM0	3
n	•	•	•	•	•	•	•	•	-	SIVIO	3

¹ X and Y only

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type
s	First number of I/O device to be refreshed.	Bit
n	Number of I/O bits to be refreshed.	BIN 16-bit

Link Refresh Instructions RFS, RFSP

Functions

I/O partial refresh (Q series and System Q)


RFS Refresh instruction

The RFS instruction refreshes the inputs and outputs of the designated range of I/O devices during one program scan. It reads data from an external source or writes data to an output module.

Data is read from an external source or written to an external output module in a batch after executing an END instruction. Therefore, a pulse signal cannot be output during one program scan.

Executing a SEG instruction, the designated I/O addresses of inputs (X) and outputs (Y) are refreshed separately. Thus, even pulse signals can be output.

If direct access inputs/outputs (DX/DY) are used, the inputs (X) and outputs (Y) are refreshed bit by bit.



The program example on the left refreshes the input X0 and the output Y20 via an RFS instruction.

The program example on the right performs the same functions via DX and DY without a refresh instruction.

Operation Errors


In the following cases an operation error occurs and the error flag is set:

• The number of bits determined by n exceeds the input/output device range.

Program Example 1

RFSP

With leading edge from M0, the following program refreshes the inputs X100 through X11F and the outputs Y200 through Y23F.



6.7.2 SEG

CPU

AnS	AnN	An(S)	AnU	QnA(S), Q4AR	System Q
● ¹	● ¹	● ¹	● ¹		


¹ A partial refresh is only executable, if the internal relay M9052 is set (1).

Devices MELSEC A


										Us	abl	e De	vice	s								tion	steps		Carry	Error
			Bit	Devi	ices				١	Nord	l De	vice	s (1	6-bit	()		Cons	stant	Poi	nter	Level	signati	of	Index	Flag	Flag
	X	Y	M	L	s	В	F	Т	С	D	w	R	AO	A 1	Z	٧	K	H (16#)	P	ı	N	Digit des	Number	lnd	M9012	M9010 M9011
s	•	•	•	•	•	•	•	•	•	•	•	•	•		•		•	•				K1	9	•		•
d		•	•	•	•	•	•	•	•	•	•	•	•		•							K8	● ¹			

¹ Refer to chapter "Programming an AnA, AnAS, and AnU CPU" in the Programming Manual for the according number of steps.

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type
S	First number of I/O device to be refreshed.	Bit
d	Number of I/O bits to be refreshed.	BIN 16-bit

SEG

Functions I/O partial refresh (A series)

General notes

A partial refresh is only executable, if the internal relay M9052 is set (1). If this internal relay is not set, a SEG instruction serves as 7-segment decoder.

SEG Partial refresh

The SEG instruction enables refreshing a determined range of I/O devices, if the input condition is set.

Executing a partial refresh, the determined devices are refreshed during one program scan only. Input signals are still received and output signals are still passed on to output modules.

A partial refresh changes the operation condition of inputs (X) and outputs (Y) for one program scan during the I/O processing in normal refresh mode.

Applying a simple link refresh, the input and output signals are processed in a batch after execution of an END instruction. Therefore, during a program scan no pulse signals can be output. Applying a SEG instruction for a partial refresh however, the designated I/O devices at the inputs (X) and the outputs (Y) are refreshed separately. Thus, even pulse signals can be output.

NOTE


Using an A2C CPU during a program scan, no pulse signals can be output while communicating with the I/O modules even if a partial refresh of the outputs (Y) via a SEG instruction is performed. For details, refer to the A2C CPU User Manual.

Execution conditions

Program structure

First, the internal relay M9052 has to be set. The source data designation by s, following the SEG instruction determines the first number of device (inputs (X)/outputs (Y) only) to be refreshed. In addition, the number of I/O bits is determined in blocks of 8 I/O bits each.

The following diagram shows a programming pattern of the SEG instruction.



First number of device

The first number of device is always specified by the first device address of input or output devices (eg. X0, X10, Y20 etc.).

If a device address is set between Yn0 and Yn7 (Xn0 and Xn7), the refresh starts from address Yn0 (Xn0). If a device address is set between Yn8 and YnF (Xn8 and XnF), the refresh starts from address Yn8 (Xn8).

Number of I/O bits

The number of I/O bits available for a refresh can be set in a range of 8 to 2048. The allocation to blocks of 8 bits applies as follows:

B1 = 8 I/O bits

B2 = 16 I/O bits

BA = 80 I/O bits

BB = 88 I/O bits

B10 = 128 I/O bits


... BFF = 2048 I/O bits

Setting B0 refreshes all I/O bits in the PLC from the first number of device on.

The partial refresh is still proceeded if the SEG instruction is executed in direct mode of the CPU. However, in this case the operation conditions of inputs/outputs are not changed.

Pulse output using the SET and RST instructions in direct mode should be changed as shown below when the I/O control is changed to refresh mode.

NOTE The following program cannot be processed by an A2C CPU:



NOTE

Using an AnA or AnU CPU, errors in the I/O refresh might occur, if all 2048 I/O bits are refreshed via a SEG instruction. Therefore, the execution of a refresh has to be split into 2 x 1024 devices.


The following program example shows the splitting of a program refreshing 2048 devices in one program scan using an AnA or AnU CPU.

SEG

Program Example

SEG

The following program refreshes the inputs X10 through X1F.



6.7.3 COM

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q		
•	•	•	•	•	•		


Devices MELSEC A

									Us	able	e De	vice	s								tion	steps		Carry	Error	
		Bit	Dev	ices				١	Nord	l De	vice	s (10	6-bit)		Cons	stant	Poi	nter	Level	designa	of of	of ov	lex	Flag	Error Flag
Х	Υ	M	L	s	В	F	Т	С	D	W	R	AO	A1	Z	V	K	H (16#)	Р	I	N	Digit des	Number	puj	M9012	M9010 M9011	
																						3				

Devices MELSEC Q

I												
			Devices 1, User)	File		CNET/10 J_N_	Special Function Module	Index Register	Constant K, H (16#)	Other	Error Flag	Number of steps
		Bit	Word	Register	Bit	Word	U 🗆 NG	Žn	к, п (10#)			
Ī	_	_	_	_	_	_	_	_	_	_	_	1

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type
_	_	_

COM

Functions Link refresh

COM Refresh instruction for link and interface data


With a CPU of the Q series or the System Q the executed function of the COM instruction depends on the operation condition of the special relay SM775:

- If SM775 is not set (0), the link and interface data are refreshed (link refresh) and general data processing is performed (END processing).
- If SM775 is set (1), only general data processing is performed (END processing).

The following explanations apply to the Q series/System Q with SM775 not set (0) and to the A series:

A COM instruction is used to speed up data communication with a remote I/O station. If the scan time of a master station is longer than that of a local station, a COM instruction enables correct processing of received input and output data.

On execution of a COM instruction the CPU temporarily interrupts the sequence program, performs general data processing (END processing), and refreshes link and interface data (link refresh).



¹ COM instruction

A COM instruction may be used any number of times in the sequence program. In this respect, note that the sequence program scan time is increased by the period of general data processing and link refresh times.

NOTE

General data processing performs the following functions:

- Communication between PLC and peripheral devices.
- Monitoring of other stations.
- Reading of buffer memory of other special function modules via a computer link module.


Link refresh processing performs the following functions:

- Refresh of CC-Link
- Automatic refresh of intelligent function modules
- Refresh of MELSECNET/10 and MELSECNET/H
- Automatic refresh of multi-CPU shared memory (for multi processor type CPUs of the System Q with function version B or later only)

² General data processing/link refresh

Execution conditions

The upper diagram shows data communication events without a COM instruction. The lower diagram shows data communication events using a COM instruction.



¹ Master station program


Data communication between links is speeded up in the sequence program of the master station via the COM instruction, because the number of communication events with the remote I/O station increases.

Data may not be received properly as shown above, if the scan time of the local station sequence program is longer than that of the master station. In this case, secure data communication is achieved with the COM instruction applied in the sequence program of the local station.

If a COM instruction is programmed in the sequence program of a local station, a link refresh is performed every time the local station receives the master station command between the following instructions:

- Step 0 and COM instruction
- COM instruction and COM instruction
- COM instruction and END instruction

If the link scan time of the link is longer than the sequence program scan time of the master station, data communication cannot be speeded up even if a COM instruction was programmed in the master station.



¹ Sequence program of the master station

² Data communication

³ Local station program

⁴ Remote I/O station, I/O refresh

² Link scan time in the slave station

Link Refresh Instructions EI, DI

6.7.4 EI, DI

CPU


	AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
I	● ¹	● ¹				

¹ A link refresh can only be executed, if M9053 is set.

Devices MELSEC A

Usable Devices														tion	steps		Carry	Error							
		Bit	Devi	ices			Word Devices (16-bit)					Constant		Pointer		Level	signa	of	qex	!	Error Flag				
Х	Υ	M	L	s	В	F	Т	С	D	w	R	AO	A 1	Z	V	K	H (16#)	Р	ı	N	Digit des Number	Number	JUI	M9012	M9010 M9011
																						1			

GX IEC Developer



Set Data	Meaning	Data Type
_	_	_

Functions Execution conditions for a link refresh

General notes

The executed function of a link refresh (see COM instruction) depends on the EI/DI instruction. The function of the EI/DI instruction with an AnN or A2C CPU depends on the status of the internal relay M9053. Only if this relay is set, these instructions serve as execution conditions for a link refresh. If the internal relay M9053 is not set, these instructions serve as execution conditions for an interrupt program.

DI Disable link refresh execution

The DI instruction disables the execution of a link refresh until an EI instruction is executed. After switching on or resetting the CPU the link refresh status is enabled.

Link refresh is always enabled during END processing.


El Enable link refresh execution

The execution of a link refresh is enabled after setting an EI instruction.

Execution conditions

The following diagram shows the execution conditions for the EI/DI instructions.

The markings indicate link data processing. There is no wait period for constant scan, if constant scan is not specified. In direct mode an I/O refresh is not possible.



¹ Program execution without EI/DI instruction

Processing is accomplished with fulfilled execution condition.

The function of the EI/DI instruction depends on the status of the internal relay M9053. After the execution of an EI/DI instruction, M9053 can be set (1) or reset (0).

If an EI or DI instruction is located within an MC instruction, it is processed independently of the execution of the MC instruction.

² Program execution with DI instruction

³ Program execution with EI/DI instruction

⁴ I/O refresh

⁵ Sequence processing

⁶ END processing


⁷ Wait period for constant scan

Link Refresh Instructions EI, DI

Program Example

ΕI

The following program disables a link refresh until the EI instruction is executed just before the FEND instruction. Invoking an interrupt program is supported at any time. The diagrams show the program execution over a period of time.



6.8 Other convenient Instructions

The instructions in the following table support programming of special timers and special counters, pulse counters and pulse outputs. Also included are instructions for positioning rotary tables and for building input matrices.

Function	MELSEC Instruction in MELSEC Editor	MELSEC Instruction in IEC Editor
1-Phase Input count-up/-down Counter	UDCNT1	UDCNT1_M
2-Phase Input count-up/-down Counter	UDCNT2	UDCNT2_M
Programmable (teaching) Timer	TTMR	TTMR_M
Chariel Function Times	STMR	STMR_M
Special Function Timer	STMRH	STMRH_M
Positioning of Rotary Tables	ROTC	ROTC_M
Ramp Signal	RAMP	RAMP_M
Pulse Counter	SPD	SPD_M
Pulse Output with set Number of Outputs	PLSY	PLSY_M
Pulse Width Modulation	PWM	PWM_M
Building of Input Matrices	MTR	MTR_M

6.8.1 UDCNT1

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q	
				•	● ¹	


¹ Not available for Q00JCPU, Q00CPU and Q01CPU

Devices MELSEC Q

				ı	Usable Dev	ices					
	Internal Devices (System, User) File			MELSECNET/10 Direct J□\□		Special Index Register		Constant K, H (16#)	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U⊡\G□	Žn	к, п (10#)			
s	● ¹	_	_	_	_	_	_	_	_	_	
d	_	● ²	_	_	_	_	_	_	_	_	4
n	•	•	•	•	•	•	•	•	_	_	

¹ X only

GX IEC Developer



GX Developer

```
UDCNT1 s d n
```

Set Data	Magning	Data Type			
Set Data	Meaning	MELSEC	IEC		
	s+0: Input device number for count input (pulse signal, phase).				
s	s+1: Set count up or down 0 = count up 1 = count down	bit	Array [12] of BOOL		
d	Number of counter performing the UDCNT1 instruction.	BIN 16-bit (counter only)	ANY16		
n	Setting	BIN 16-bit	ANY16		

² C only

Functions

1-phase count-up/-down counter

UDCNT1 Counter instruction

When the input designated by s+0 (array_s [0]) changes from 0 to 1 the current count of the counter designated by d is updated. Consequently, only leading edges are counted.

The counting direction is determined by the status of the input designated by s+1 (array_s [1]):

If the input condition is 0, the pulses of the input designated by s+0 (Array_s [0]) are added to the current count value.


If the input condition is 1, the pulses of the input designated by s+0 (Array_s [0]) are subtracted from the current count value.

The count processing performs as follows:

When counting up, the counter contact designated by d is set (1), if the current count value is identical to the setting value in n. The counting process continues while the counter contact is set (see program example).

When counting down, the counter contact is reset (0), if the current count value is identical to n-1 (see program example).

The counter designated by d is a ring counter. If the count reads 32767 and is increased by 1, the counter jumps to -32768. If the count reads -32768 and is decreased by 1, the counter jumps to 32767. The following diagram illustrates ring counting:



¹ Counting up

The UDCNT1 instruction is started when the execution condition is set and stopped when the execution condition is reset. If the counter is started once again, it counts on from the value before it was stopped.

An RST instruction resets the counter designated by d and the according counter contact.

NOTE

The counting process of a UDCNT1 instruction is performed during a CPU interrupt (1 ms for a System Q multi processor CPU, 5 ms for a QnACPU). For this reason only pulses with set/reset times over 1ms resp. 5 ms can be counted accurately.

The setting value cannot be changed during the counting process (-> the input designated by s+0 (Array_s [0]) is set). In order to change the setting, the input designated by s+0 (Array_s [0]) has to be reset.

Counters designated by a UDCNT1 instruction cannot be used by other instructions at the same time. In this case they would not return an accurate count.


² Counting down

Other convenient Instructions UDCNT1

Program Example

UDCNT1

If X20 is set, the following program designates counter C0 (up/down counter) to count the number of leading edges from X0.



¹ Count

NOTE

This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

² Counter contact of counter C0

6.8.2 UDCNT2

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	● ¹


¹ Not available for Q00JCPU, Q00CPU and Q01CPU

Devices MELSEC Q

				ı	Jsable Devi	ices					
	Internal Devices (System, User) File			MELSECNET/10 Direct J□N□		Special Index Register		Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U⊡\G□	Žn	K, H (16#)			
s	● ¹	_	_	_	_	_	_		_	_	
d	_	● ²	_	_	_	_	_		_	_	4
n	•	•	•	•	•	•	•	•		_	

¹ X only

GX IEC Developer



GX Developer



Set Data	Mooning	Data Type			
Set Data	Meaning	MELSEC	IEC		
	s+0: Input device number for count input (pulse signal, phase A)	Bit	Array [12] of		
S	s+1: Input device number of count input (pulse signal, phase B)	DIL	BOOL		
d	Number of counter performing the UDCNT1 instruction	BIN 16-bit (counter only)	ANY16		
n	Setting	BIN 16-bit	ANY16		

² C only

Other convenient Instructions UDCNT2

Functions 2-phase count-up/-down counter

UDCNT2 Counter instruction

The count of the counter designated by d is changed depending on the condition of the two inputs s+0 (array_s [0]) and s+1 (array_s [1]).

The direction of the count is determined as follows:

If the input s+0 (array_s[0]) is set (1) and the input s+1 (array_s[1]) changes from 0 to 1 the current count is increased by 1.

If the input s+0 (array_s[0]) is set (1) and the input s+1 (array_s[1]) changes from 1 to 0 the current count is decreased by 1.


If the input s+0 (array_s[0]) is reset (0) no counting operation is executed.

The count processing performs as follows:

When counting up, the counter contact designated by d is set (1), if the current count value is identical to the setting value in n. The counting process continues while the counter contact is set (see program example).

When counting down, the counter contact is reset (0), if the current count value is identical to n-1 (see program example).

The counter designated by d is a ring counter. If the count reads 32767 and is increased by 1, the counter jumps to -32768. If the count reads -32768 and is decreased by 1, the counter jumps to 32767. The following diagram illustrates ring counting:



¹ Counting up

The UDCNT2 instruction is started when the execution condition is set and stopped when the execution condition is reset. If the counter is started once again, it counts on from the value before it was stopped.

An RST instruction resets the counter designated by d and the according counter contact.

NOTE

The counting process of a UDCNT2 instruction is performed during a CPU interrupt (1 ms for a System Q multi processor CPU, 5 ms for a QnACPU). For this reason only pulses with set/reset times over 1ms resp. 5 ms can be counted accurately.

The setting value cannot be changed during the counting process (-> the input designated by s+0 (Array_s [0]) is set). In order to change the setting, the input designated by s+0 (Array_s [0]) has to be reset.


Counters designated by a UDCNT2 instruction cannot be used by other instructions at the same time. In this case they would not return an accurate count.

² Counting down

Program Example

UDCNT2

If X20 is set, the following program designates counter C0. The count and the count direction (up/down) depend on the conditions of X0 and X1.



NOTE

This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

6.8.3 TTMR

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q	
				•	● ¹	

¹ Not available for Q00JCPU, Q00CPU and Q01CPU


Devices MELSEC Q

	Usable Devices										
	Internal Devices (System, User)		File		CNET/10 Special Function		Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)			
d		•	•			_		ı	1	CMO	3
n	_	•	•	•	•	•	•	•	_	- SM0	3

GX IEC Developer



GX Developer



Set Data		Data Type			
	Meaning	MELSEC	IEC		
d	d+0: Device storing measurement value.		Array [12] of		
d	d+1: For internal use by the CPU.	BIN 16-bit	ANY16		
n	Measurement value multiplier		ANY16		

Functions Programmable (teaching) Timer

TTMR Timer instruction

A timer programmed via the TTMR instruction measures the time of an input signal in seconds. The measurement value is multiplied with n and stored in d (array_d [0]+[1]).

With leading edge from the input the devices d+0 (array_d [0]) and d+1 (array_d [1]) are cleared.

The multipliers designated by n are as follows:

n = 0, multiplier 1

n = 1, multiplier 10

n = 2, multiplier 100

NOTE

Time measurement is performed during the execution of a TTMR instruction. Applying a JMP instruction or a similar instruction to the TTMR instruction causes inaccurate time measurement.

The multiplier n must not be changed during the execution of a TTMR instruction. A change would cause inaccurate measurement.

The TTMR instruction can also be used in low speed type programs.

The device designated by d+1 (array_d [1]) is used by the CPU. A change would cause inaccurate measurement.

Operation Errors


In the following cases an operation error occurs and the error flag is set:

• The value designated by n exceeds the relevant device range of 0 to 2 (error code: 4100).

Program Example

TTMR

If X0 is set, the following program measures the time in seconds (multiplier = 1). The result is stored in D0.



NOTE

This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

6.8.4 STMR, STMRH

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q	
				•	● ¹	


¹ Not available for Q00JCPU, Q00CPU and Q01CPU

Devices MELSEC Q


		Usable Devices									
	Internal Devices (System, User) File			MELSECNET/10 Direct J□\□		Special Index Register		Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn				
s	1	● ¹	_	1	1	_	_	_	-	_	
n	•		_			_	_	_	-	_	3
d	_	•	•	•	•	•	•	•	_	_	

¹ Can only be used by timer (T) data.

GX IEC Developer



GX Developer



Cat Data	Manufact	Data Type			
Set Data	Meaning	MELSEC	IEC		
s	Number of timer.	BIN 16-bit (timer only)	ANY16		
n	Time setting.	BIN 16-bit	ANY16		
	d+0: OFF delay timer output.				
4	d+1: One shot timer output after OFF (Set by trailing edge).	Bit	Array [14] of		
d	d+2: One shot timer output after ON (Set by leading edge).	DIL	BOÓL		
	d+3: ON delay timer output.				

Functions Special function timer

STMR Timer instruction for low speed timers
STMRH Timer instruction for high speed timers

The STMR instruction uses outputs designated by d+0 through d+3 (array_d [0] through array_d [3]) to perform four different timer functions:

OFF delay timer output (d+0) (array_d [0])

The output designated by d+0 (array_d [0]) is set (1) with leading edge from the execution condition. With trailing edge from the execution condition and after a period of time designated by n the output is reset (0) again.

One shot timer output after OFF (Set by trailing edge, d+1 (array_d [1]))

The output designated by d+1 (array_d [1]) is set (1) with trailing edge from the execution condition. After a period of time designated by n or with leading edge from the execution condition the output is reset (0) again.

One shot timer output after ON (Set by leading edge, d+2 (array_d [2]))

The output designated by d+2 (array_d [2]) is set (1) with leading edge from the execution condition. After a period of time designated by n or with trailing edge from the execution condition the output is reset (0) again.

ON delay timer output (d+3 (Array [3]))

The output designated by d+3 (array_d [3]) is set (1) with trailing edge from the timer coil. This corresponds to an ON delay time designated by n. The output d+3 is also set with trailing edge from the execution condition and then reset (0) after a period of time designated by n.


The timer coil of the timer designated by s is set (0) with leading edge from the execution condition and starts measuring the time designated by n.

The timer coil measures time until the measurement value matches the time setting n and then drops out.

If the execution condition is reset before the time setting n has passed, the timer coil remains set and time measurement is suspended at that point.

If the execution condition is set again the measurement value is cleared to 0 and time measurement starts again.

The timer contact designated by s is either set by trailing edge from the execution condition and set timer coil or by trailing edge from the timer coil and set execution condition. The timer contact is reset by trailing edge from the execution condition and reset timer coil. The timer contact is supplied for CPU internal use only.



¹ Execution condition

Time measurement is performed during the execution of an STMR instruction. Applying a JMP instruction or a similar instruction to the STMR instruction causes inaccurate time measurement.

The realtime designated by d can be calculated by multiplying the time setting n with the time unit for low speed timers (default value = 100 ms).

The constant n has to range within 1 and 32767.

The timer designated by s cannot be used by an OUT instruction. If an OUT instruction and an STMR instruction use the same timer, the STMR instruction cannot be performed accurately.

² Timer coil designated by s


³ Timer contact designated by s

⁴ Time setting n

Program Example

STMR

If X20 is set, the following program alternately sets the outputs Y0 and Y1 for 1 second each. The used timer is a 100 ms timer. The time period of 1 second is calculated by multiplying K10 with 100 ms.



NOTE

This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

6.8.5 ROTC

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	● ¹

¹ Not available for Q00JCPU, Q00CPU and Q01CPU


Devices MELSEC Q

		Usable Devices									
	Internal Devices (System, User)		File	MELSECNET/10 Direct J		Special Function Module	inction Bogistor Constant		Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	U_\G_	Žn	K, H (16#)			
s	_	•	•			_		1	1	- SM0	5
n1	•	•	•	•	•	•	•	•	ı		
n2	•	•	•	•	•	•	•	•	1		J
d	•	_	_	_	_	_	_	_			

GX IEC Developer



GX Developer



0-4-0-4-	Manufact	Data Type		
Set Data	Meaning	MELSEC	IEC	
	s+0: Measurement of table rpm (internal use only).			
s	s+1: Number of position.		Array [13] of ANY16	
	s+2: Number of sector.	BIN 16-bit	0.7	
n1	Number of sectors (divisions) on table (2 to 32767).		ANY16	
n2	Number of low speed sectors (0 to n1).		ANY16	
	d+0: A-phase input signal.			
	d+1: B-phase input signal.			
	d+2: Zero position detection input signal.			
	d+3: High speed forward output signal (internal use only).	D:4	Array [18]	
d	d+4: Low speed forward output signal (internal use only).	Bit	of Bool	
	d+5: Stop output signal (internal use only).			
	d+6: High speed reverse output signal (internal use only).			
	d+7: Low speed reverse output signal (internal use only).			

Functions

Positioning instruction for rotary tables

ROTC Positioning instruction

The ROTC instruction rotates a sector designated by s+2 (array_s [2]) on a table with a specified number of sectors (divisions) designated by n1 to a specified position designated by s+1 (array_s [1]).

The positions and sectors on the rotary table are numbered counterclockwise.

The value in s+0 (array_s [0]) is internally used by the system to determine which sector is located where in relation to the zero position. This value must not be changed, otherwise the table will not be positioned accurately.

The value in n2 determines the number of sectors the table can be rotated by at low speed. This value must be less than that designated by n1.

The A/B-phase inputs designated by d+0 (array_d [0]) and d+1 (array_d [1]) detect the direction of the rotation. Both inputs receive pulses. If the A-phase input d+0 (array_d [0]) is set, the direction of the rotation is determined by the pulse edge of the B-phase input d+1 (array_d [1]):

If the B-phase is at leading edge at that moment the table rotates clockwise (to the right).

If the B-phase is at trailing edge at that moment the table rotates counterclockwise (to the left).

The input designated by d+2 (array_d [2]) detects the zero position. This input is set, if sector 0 reaches position 0. If this input is set during the execution of a ROTC instruction, the value in s+0 (array_s [0]) is reset. For accurate positioning this value in s+0 (array_s [0]) should be reset before positioning via the ROTC instruction.

Data in d+3 (array_d [3]) through d+7 (array_d [7]) store output signals for operating the rotary table. Which output signal is set depends on the current operation result of the ROTC instruction.

If all operation results were 0 just before executing a ROTC instruction, the outputs designated by d+3 (array_d [3]) through d+7 (array_d [7]) are reset without positioning the table. After resetting the execution condition these outputs are reset either.

A ROTC instruction can only be executed once in a program. Repeated application within one program causes faulty operation of the instruction.

Operation Errors

In the following cases an operation error occurs and the error flag is set:

The value specified in s+0 (array_s [0]) through s+2 (array_s [2]) or in n2 is greater than that in n1 (error code: 4100).

Program Example

ROTC

In the following program the contacts X0, X1 (incremental encoder), and X2 address the internal relays for detection of the rotating direction and zero position M0 (var_M0 array [0]) through M2 (var_M0 array [2]). The contact X2 is activated, if sector 0 is located at position 0 (zero position detection).


The rotary table shown below is divided into 10 sectors.

Which item (sector) will be moved to which station (position) has to be specified in D201 (var_D200 array [1]) and D202 (var_D200 array [2]) before the execution of the ROTC instruction.

Due to the value n1=10 the contact of the counter register outputs 10 pulses each rotation (division). The value n2=2 specifies the number of low speed divisions.

For example, if register D201 (var_D200 array [1]) stores the value 0 and register D202 (var_D200 [2]) stores the value 3, the rotary table moves item 3 (sector 3) to station 0 (position 0) travelling the shortest distance (clockwise). The sectors 1 through 3 rotate at low speed.

For an allocation of single registers and internal relays or array elements respectively to the corresponding functions see the table following the example.



¹ Station 0 (position 0)

² Station 1 (position 1)

³ Incremental encoder

Data register	Meaning	Remark		
D200 (var_D200 Array [0])	Counter register			
D201 (var_D200 Array [1])	Position of station	These values are written to the data		
D202 (var_D200 Array [2])	Position of item	registers D201 (var_D200 array [1]) and D202 (var_D200 array [2]) via a MOV instruction.		
M0 (var_M0 Array [0])	A-phase signal	The internal relays M0 (var_M0 array [0])		
M1 (var_M0 Array [1])	B-phase signal	through M2 (var_M0 array [2]) are addressed by the inputs X0 through X2		
M2 (var_M0 Array [2])	Zero position detection signal	(see program example).		
M3 (var_M0 Array [3])	High speed forward rotation	After X10 is set the ROTC instruction is		
M4 (var_M0 Array [4])	Low speed forward rotation	activated and the internal relays M3		
M5 (var_M0 Array [5])	Stop signal	(var_M0 array [3]) through M7 (var_M0 array [7]) are assigned specified functions.		
M6 (var_M0 Array [6])	High speed reverse rotation	After resetting X10 these internal relays are reset either.		
M7 (var_M0 Array [7])	Low speed reverse rotation			

NOTE

This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

6.8.6 RAMP

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	● ¹

¹ Not available for Q00JCPU, Q00CPU and Q01CPU


Devices MELSEC Q

	Usable Devices										
	Internal Devices (System, User)		System, User) File Direct J□\□		Special Index Register	aiotor CONSTANT	Other	Error Flag	Number of steps		
	Bit	Word	Register	Bit	Word	Module U□\G□ Zn	K, H (16#)				
n1	•	•	•	•	•	•	•	•	_	_	
n2	•	•	•	•	•	•	•	•		_	
d1	•	•	•	•	•	•	•	1		_	6
n3	•	•	•	•	•	•	•	•	_	_	
d2	•	_	_	_		_	_	_	_	_	

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type	
Set Data	Meaning	MELSEC	IEC
n1	n1 Initial value of operation.		ANY16
n2	Final value of operation.		ANY16
	(d1)+0: Device storing current value.	BIN 16-bit	Array [12]
d1	(d1)+1: Device storing number of executed moves (internal use only).		of ANY16
n3	Number of moves to be executed.		ANY16
d2	(d2)+0: Bit to be set after completion.	Bit	Array [12]
uz	(d2)+1: Bit determining storage of operation result.	DIL	of Bool

Functions Ramp signal

RAMP Instruction for changing the content of a device gradually

A RAMP instruction changes the content in (d1)+0 (array_d1 [0]) gradually from the initial value designated by n1 to the final value designated by n2.

The number of moves performing the gradual changes is designated by n3.

The number of moves already executed is stored in (d1)+1 (array_d1 [1]) for internal system use.

When the operation is completed the device designated by (d2)+0 (array_d2 [0]) is set.

The signal condition of the device (d2)+0 (array_d2 [0]) and the content of the device (d1)+0 (array_d1 [0]) depend on the signal condition of the device (d2)+1 (array_d2 [1]):

If the device (d2)+1 (array_d2 [1]) is not set, the device (d2)+0 (array_d2 [0]) will be reset during the next scan and the RAMP instruction will begin a new move operation from the value currently stored in (d1)+0 (array_d1 [0]).

If the device (d2)+1 (array_d2 [1]) is set, the device (d2)+0 (array_d2 [0]) remains set and the value in (d1)+0 (array_d1 [0]) is not changed (storage).


If the execution condition is reset during the operation, the content in (d1)+0 (array_d1 [0]) does not change. If the execution condition is set once again, the RAMP instruction changes the current content in (d1)+0 (array_d1 [0]) stored before the reset.

During the processing of the instruction the values in n1 and n2 must not be changed.

Program Example

RAMP

The following program increases the content in D0 within 6 moves from 10 to 100 and stores the content in D0 when the operation is completed.



NOTE

This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

6.8.7 SPD

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	● ¹


¹ Not available for Q00JCPU, Q00CPU and Q01CPU

Devices MELSEC Q

		Usable Devices									
	Internal (Systen	Devices 1, User)	File		CNET/10 J=N=	Special Function Module	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	U□\G□	Žn				
s	● ¹	1	_	•	•	•	•	•	1	-	
n	•	•	•		_	_	_		I		4
d	_	•	•	•	•	•	•	•	_	_	

¹ Nur X

GX IEC Developer




GX Developer

Set Data	Meaning	Data Type
s	Pulse input signal.	Bit
n	Measurement time (unit: ms).	BIN 16-bit
d	First number of device storing measurement result.	DIIN 10-DIL

Functions Pulse density measurement

SPD Pulse density measurement

The SPD instruction counts pulses at the input designated by s for a period of time specified by n. The result of the measurement is stored in d.



¹ Execution condition.

While the execution condition is set, the measurement begins again from 0 after the measurement time has passed. In order to stop the SPD measurement the execution condition has to be reset.

The SPD instruction stores the data from the designated devices in the CPU work area, and performs the current count operation during a 5 ms system interrupt. For this reason, the number of times the instruction can be used is limited. The SPD instructions exceeding this limit are not processed.

Note

The count processing for pulses used with the SPD instruction is conducted during a interrupt. Therefore, to count the pulses, it is necessary to provide their ON and OFF time as long as the interrupt time of the CPU or longer. The interrupt time is 1 ms for a System Q multi processor CPU and 5 ms for a QnA-CPU.

When a System Q CPU is used, the SPD instruction is not processed if n= 0.


When a QnA CPU is used, the SPD instruction is not processed if n= 0 or if n is not a multiple of 5.

The SPD instruction can be used as many as 6 times within all the programs being executed. The seventh and the subsequent SPD instructions are not processed.

Program Example

SPD

If X10 is set, the following program counts the pulses at X0 during a period of time of 500 ms. The result is stored in D0.



² The result of the measurement is stored in d.

³ Begin of measurement.

6.8.8 PLSY

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	● ¹


¹ Not available for Q00JCPU, Q00CPU and Q01CPU

Devices MELSEC Q

	Usable Devices										
		Devices 1, User)	File	MELSE(Direct	CNET/10 J=N=	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn				
s 1	•	•	•	•	•	•	•	•	_	_	
s2	•	•	•	•	•	•	•	•	_	_	4
d	● ¹	_	_	_	_	_	_	_	_	_	

¹ Y only

GX IEC Developer



GX Developer



Set Data	Meaning			
s1	Device storing pulse frequency setting.	BIN 16-bit		
s2	Device storing number of output pulses setting.	DIIN 10-DII		
d	Device storing output destination.	Bit		

Functions Pulse output with adjustable number of pulses

PLSY Pulse output instruction

The PLSY instruction outputs a number of pulses specified by s2 at a frequency specified by s1 to an output designated by d.

The frequency range in s1 can be specified from 1 to 100 Hz. If the value 0 is set in s1, the PLSY instruction outputs a continuous signal.

The number of output pulses in s2 can be specified from 1 to 32767.

Only outputs corresponding to the output module can be designated by d.


Pulse output begins with leading edge from the execution condition of the PLSY instruction. During pulse output the execution condition must not be reset. Resetting the execution condition suspends the pulse output.

The PLSY instruction stores the data from the designated devices in the CPU work area, and performs the current output operation during a system interrupt. For this reason, the PLSY instruction can only be used once in a program. The interrupt time is 1 ms for a System Q multi processor CPU and 5 ms for a QnA CPU.

Program Example

PLSY

If X0 is set, the following program outputs five 10 Hz pulses to Y20.



6.8.9 PWM

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	● ¹


¹ Not available for Q00JCPU, Q00CPU and Q01CPU

Devices MELSEC Q

		Usable Devices									
	Internal (Systen		File	MELSE(Direct		Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn				
n1	•	•	•	•	•	•	•	•	_	_	
n2	•	•	•	•	•	•	•	•	1		4
d	● ¹	_	_	_	_	_	_	_	_	_	

¹ Nur Y

GX IEC Developer



GX Developer


```
PWM n1 n2 d }
```

Set Data	Set Data Meaning	
n1	Number of device storing ON time setting.	BIN 16-bit
n2	Number of device storing cycle time setting.	DIIN 10-DII
d	Number of device storing output destination.	Bit

Functions Pulse width modulation

PWM Modulation instruction

The PWM instruction outputs pulses at a cycle time specified by n2 and with an ON time specified by n1 to an output designated by d.



The times in n1and n2 can be specified from 1 to 65535 ms when a multi processor CPU of the System Q is used. When a QnA CPU is used, the range for the values in n1 and n2 goes from 5 ms to 65535 ms. The value set in n1 has to be less than that in n2.

Notes

The PWM instruction registers the data from the designated devices in the work area of the CPU, and performs the current output operation during a system interrupt (1 ms for System Q CPUs, 5 ms for QnA CPUs). For this reason, the PWM instruction can only be used once in a program.


The instruction is not processed in the following cases:

- When both n1 and n2 are 0
- When n2 is smaller or equal to n1
- When n1 and n2 are not multiples of 5 (only when a QnA CPU is used)

Program Example

PWM

If X0 is set, the following program outputs pulses at a cycle time of 1 second and with an ON time of 100 ms to Y20.



6.8.10 MTR

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	● ¹

¹ Not available for Q00JCPU, Q00CPU and Q01CPU


Devices MELSEC Q

		Usable Devices										
		Devices 1, User)	File	MELSE(Direct		Special Function Module	Index Register	Constant	Other	Error Flag	Number of steps	
	Bit	Word	Register	Bit	Word	VIDUUIE U□\G□	Žn					
s	•		_			_		1	1	- SM0	5	
d1	•		_	1		_		1	ı			5
d2	•		_	1		_		1	ı			
n	•	•	•	•	•	•	•	•				

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type		
s	Initial input device.			
d1	Initial output device.			
d2	First number of device storing matrix input data.			
n	Number of input rows.	BIN 16-bit		

Functions

Building an input matrix

MTR Instruction for reading n data rows into an input matrix.

The MTR instruction reads the information of 16 bits (0/1) beginning from the device designated by s. The number of repetitions (rows) is designated by n. The conditions of read data are stored in the device designated by d2 onwards. This way, a matrix of 16 bits and n rows is built.

One row (16 bits) can be read each scan.

The reading process is continuously repeated from the first to the nth row.

Due to the format of the input matrix (16 bits x n rows) the device designated by d2 has to supply space for 16 bits x n rows either to store the data.

Each row is selected beginning with the output designated by d1. The corresponding output for each row of 16 bits to be read is set or reset by the system automatically. The number of outputs is identical with the number of rows. Thus, each single row can be addressed accurately by the system

The device numbers designated by s, d1, and d2 must be divisible by 16.

The number of rows n can be designated from 2 to 8.

Note, that the MTR instruction directly operates on current input and output data.

Operation Errors


In the following cases an operation error occurs and the error flag is set:

- The device numbers designated by s, d1, and d2 are not divisible by 16 (error code: 4101).
- The device designated by s exceeds the current input range (error code: 4101).
- The device designated by s exceeds the current output range (error code: 4101).
- The matrix space 16 bits x n rows exceeds the relevant device range of d2 (error code: 4101).
- The value in n does not range within 2 and 8 (error code: 4100).

Program Example

MTR

If X0 is set, the following program reads the inputs X10 through X1F three times and stores the results in M30 through M77. A matrix is built with 16 bits x 3 rows. The rows are addressed via the outputs Y20 through Y22.



^{1 1}st row

² 2nd row

³ 3rd row

7 Application Instructions, Part 2

The application instructions, part 2 are specific instructions for several special functions. The following table shows the division of these functions:

Instruction	Meaning
Logical operation instructions	Logical AND / OR, logical exclusive OR / exclusive NOR
Rotation instructions	16-bit and 32-bit data right / left rotation
Shift instructions	Shift data by bit or word
Bit processing instructions	Set, reset, and test bits
Data processing instructions	Search, encode, and decode data at specified devices Disunite and unite data
Structured program instructions	Repeated operation, subroutine program calls, subroutine calls between program files, switching between main and subprogram parts, micro computer program calls, index qualification of entire ladders, store index qualification values in data tables
Data table operation instructions	Write to and read data from a data table, delete and insert data blocks in a data table
Buffer memory access instructions	Buffer memory access of special function modules or remote modules
Display instructions	Output ASCII characters to the outputs of a module or to an LED display
Debugging and failure diagnosis instructions	Failure checks, setting and resetting status latch, sampling trace, program trace
Character string processing instructions	Character string (ASCII code) processing
Special function instructions	Trigonometrical functions, square root and exponential calculation with BCD data and floating point data
Data control instructions	Upper and lower limit control and storage of checked data
File register switching instructions	Switching between file register blocks and files
Clock instructions	Writing and reading clock data
Peripheral device instructions	Message output and key input on peripheral units
Program instructions	Select different program execution modes
Other instructions	Reset watchdog timer (WDT), set and reset carry, pulse generation, direct read from indirect access file registers, numerical key input from keyboard, batch save or recovery of index registers, write to EEPROM file registers

7.1 Logical operation instructions

Via the logical operation instructions logical connections such as logical sum or logical product are programmed.

Function	MELSEC Instruction in MELSEC Editor	MELSEC Instruction in IEC Editor
	WAND	WAND_M, WAND_3_M
	WANDP	WANDP_M, WANDP_3_M
AND	DAND	DAND_M, DAND_3_M
(logical product)	DANDP	DANDP_M, DANDP_3_M
	BKAND	BKAND_M
	BKANDP	BKANDP_M
	WOR	WOR_M, WOR_3_M
	WORP	WORP_M, WORP_3_M
OR	DOR	DOR_M, DOR_3_M
(logical sum)	DORP	DORP_M, DORP_3_M
	BKOR	BKOR_M
	BKORP	BKORP_M
	WXOR	WXOR_M, WXOR_3_M
	WXORP	WXORP_M, WXORP_3_M
Exclusive OR	DXOR	DXOR_M, DXOR_3_M
(XOR)	DXORP	DXORP_M, DXORP_3_M
	BKXOR	BKXOR_M
	BKXORP	BKXORP_M
	WXNR	WXNR_M, WXNR_3_M
	WXNRP	WXNRP_M, WXNRP_3_M
Exclusive NOR	DXNR	DXNR_M, DXNR_3_M
(XNR)	DXNRP	DXNRP_M, DXNRP_3_M
	BKXNR	BKXNR_M
	BKXNRP	BKXNRP_M

Logical instructions are processed bit by bit as binary data. The two conditions (0 and 1) are connected and the result of the connection is output to a destination address.

NOTE Within the IEC editors please use the IEC instructions.

The following table shows the logical connection results of the conditions 0 and 1. A and B are input variables and Y is the output variable.

Logical	Processing Potails	Operation	E	xampl	е
Connection	Processing Details	Expression	Α	В	Υ
			0	0	0
Logical AND	Output Y set to 1, only if both inputs A and B are	Y = A x B	0	1	0
Logical AND	set to 1.	I = A X B	1	0	0
			1	1	1
			0	0	0
Logical OP	Output Y set to 1, if at least one of the inputs A or	Y = A + B	0	1	1
Logical OR	B is set to 1.	I-ATD	1	0	1
			1	1	1
			0	0	0
Logical exclusive OR	Output Y set to 1, if the inputs A and B are	$Y = \overline{A} \times B + A \times \overline{B}$	0	1	1
(XOR)	different, and is set to 0 if A and B are equal.	1-470+470	1	0	1
				1	0
			0	0	1
Logical exclusive NOR	Output Y set to 1, if the inputs A and B are equal,	$Y = (\overline{A} + B) (A + \overline{B})$	0	1	0
(XNR)	and is set to 0, if A and B are different.	1 - (A + D) (A + D)	1	0	0
			1	1	1

7.1.1 WAND, WANDP, DAND, DANDP

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•	•	•

Devices MELSEC A

		Usable Devices												ıtion	leps		Carry	Error								
		Bit Devices			Word Devices (16-bit)								Constant Pointer		Level	designation	of st	Index	Flag	Flag						
	x	Υ	M	L	s	В	F	Т	С	D	w	R	A0	A1	Z	V	K	H (16#)	Р	ı	N	Digit de	Number of steps	=	M9012	M9010 M9011
	WAND																									
s	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•					5			
d		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•							● ¹			
s1	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•				K1 ↓ K4	_	•		•
s2	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•					7 1			
d1		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•										
	DAND																									
s	•	•	•	•	•	•	•	•	•	•	•	•	•		•		•	•				K1	9			
d		•	•	•	•	•	•	•	•	•	•	•	•		•							K8	● ¹			


¹ Refer to section "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.

Devices MELSEC Q


		Devices n, User)	File-	MELSE Direct	CNET/10	Special Function Module	Index Register	Constants K, H (16#)	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	U□\G□	Žn	к, п (10#)			
						WAND					
s	•	•	•	•	•	•	•	•	_	_	3
d	•	•	•	•	•	•	•		_	_	3
s1	•	•	•	•	•	•	•	•	_	_	
s2	•	•	•	•	•	•	•	•	_	_	4
d1	•	•	•	•	•	•	•	1	_	_	
						DAND					
s	•	•	•	•	•	•	•	•	_	_	4 ¹⁾
d	•	•	•	•	•	•	•		_	_	4.7
s1	•	•	•	•	•	•	•	•	_	_	
s2	•	•	•	•	•	•	•	•	_	_	4 ²⁾
d	•	•	•	•	•	•	•		_	_	

The number of steps depends on the device and the type of CPU. If a QnA-CPU is used: If a single processor System Q CPU is used 3 If a multi processor System Q CPU is used with internal word devices (except for file register ZR) or constants: 6 If a multi processor System Q CPU is used with Bit Devices, whose device numbers are multiplies of 16, whose digit designation is K4, and which use no index qualification: 6 If a multi processor System Q CPU is used with devices other than above mentioned: 4 ² The number of steps depends on the device and the type of CPU. If a QnA-CPU is used: If a System Q CPU is used with internal word devices (except for file register ZR) or constants: 6 If a System Q CPU is used with Bit Devices, whose device numbers are multiplies of 16, whose digit designation is K4, and which use no index qualification: 6 If a System Q CPU is used with devices other than above mentioned: 4

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type	
s	Data for logical available or first number of device storing such data		
d	Data for logical product, or first number of device storing such data.		
s1	Data for logical available or first number of device storing such data	BIN 16-/32-bit	
s2	Data for logical product, or first number of device storing such data.		
d1 (for DAND d)	First number of device storing result of logical operation.		


Functions Logical AND

WAND 16-bit data

The logical AND forms the logical product of two input variables.


Variation 1:

16-bit data designated by s and d form the logical product bit by bit. The result is output to the device designated by d.



Variation 2:

16-bit data designated by s1 and s2 form the logical product bit by bit. The result is output to the device designated by d1.




Bits exceeding the digit designation are set to 0. For example, if the digit designation is specified by K2, the higher 8 bits (b8 through b15) are processed as 0.

DAND 32-bit data


Variation 1:

32-bit data designated by s and d form the logical product bit by bit. The result is output to the device designated by d.



Variation 2 (Q series and System Q):


32-bit data designated by s1 and s2 form the logical product bit by bit. The result is output to the device designated by d.



After executing the connection, all bits exceeding the digit designation are set to 0.

WANDP (s, d)


With leading edge from XA, the following program sets the digit of tens (b5-b7) in the BCD 4-digit value in D10 to 0. The result is stored again in D10.



Program Example 2

DANDP (s, d)


With leading edge from X8, the following program forms the logical product of 32-bit data in D99 and D100 and 24-bit data at X30 through X47. The result is stored again in D99 and D100.



¹ These bits are set to 0.

WANDP (s1, s2, d1)

With leading edge from XA, the following program forms the logical product of data in X10 through X1B and data in D33. The result is stored in D40.




¹ These bits are set to 0.

Program Example 4

WANDP (s1, s2, d1)


With leading edge from X1C, the following program forms the logical product of data in D10 and D20. The result is stored in M0 through M11.



¹ These bits remain unchanged.

DANDP (s1, s2, d)

With leading edge from XA, the following program sets the digit of hundreds in the BCD 4-digit value in D10 and D11 to 0. The result is output at Y10 through Y2B.



¹ These bits remain unchanged

NOTE

The program examples 2 and 5 will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

7.1.2 BKAND, BKANDP


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	•


Devices MELSEC Q

				ı	Usable Devi	ices					
		Devices n, User)	File		CNET/10 : J_n_	Special Function Module	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	U 🗆 \G	Žn	K, H (16#)			
s1		•	•		_	_	_	1	_		
s2	ĺ	•	•		_	_	_	•	_	SM0	5
d	ĺ	•	•	• -		_	_	l	_	SIVIU	3
n	•	•	•	•	•	•	•	•	_		

GX IEC Developer



GX Developer



Variables


Set Data	Meaning	Data Type
s1	First number of device storing data for logical product.	
s2	First number of data or first number of device storing data for logical operation.	BIN 16-bit
d	First number of device storing result of logical operation.	DIIN 10-DIL
n	Number of data blocks forming the logical product.	

Functions


Forming a logical product with 16-bit data blocks

BKAND Forming a logical product with data blocks

The BKAND instruction forms the logical product beginning with the nth 16-bit data block from s1 onwards and with the nth 16-bit data block from s2 onwards. The according 16-bit block of the result is stored beginning from device d onwards. The number of blocks to be processed is specified by n.



The constant in s2 must range within -32768 and 32767.



Operation Errors


In the following cases an operation error occurs and the error flag is set:

- The number of data blocks determined by n exceeds the storage device numbers designated by s1, s2, or d (error code: 4101).
- The storage device numbers designated by s1, s2, or d overlap (error code: 4101).

Program Example

BKANDP

With leading edge from X20, the following program forms the logical product of data in registers D100 through D102 and data in registers R0 through R2. The result is stored in registers D200 through D202. The number of 16-bit data blocks (3) to be processed is stored in D0.



7.1.3 WOR, WORP, DOR, DORP

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•	•	•

Devices MELSEC A

										Us	sable	e De	vice	s								ıtion	steps		Carry	Error
			Bit	Dev	ices				١	Nord	l De	vice	s (1	6-bii)		Con	stant	Poi	nter	Level	signe	of S	Index	Flag	Flag
	х	Υ	M	L	s	В	F	Т	С	D	w	R	AO	A1	z	v	K	H (16#)	Р	ı	N	Digit designation	Number of	ln	M9012	M9010 M9011
															WC	R										
s	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•					5			
d		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•							● ¹			
s1	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•				K1 ↓ K4	_	•		•
s2	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•					7 •1			
d1		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•										
															DC	R										
s	•	•	•	•	•	•	•	•	•	•	•	•	•		•		•	•				K1	9			
d		•	•	•	•	•	•	•	•	•	•	•	•		•							K8	● ¹			


¹ Refer to section "Programming an AnA, AnAS, and AnU CPU" in the Programming Manual for the according number of steps.

Devices MELSEC Q

					Usable Dev	ices					
		Devices n, User)	File	MELSE Direct	CNET/10	Special Function	Index Register	Constant K, H (16#)	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module Register I U□NG□ Zn I		к, п (10#)	U		
						WOR					
s	•	•	•	•	•	•	•	•	_	_	3
d	•	•	•	•	•	•	•	_	_	_	J
s1	•	•	•	•	•	•	•	•	_	_	
s2	•	•	•	•	•	•	•	•	_	_	4
d1	•	•	•	•	•	•	•		_	_	
						DOR					
s	•	•	•	•	•	•	•	•	_	_	4 ¹⁾
d	•	•	•	•	•	•	•	_	_	_	4''
s1	•	•	•	•	•	•	•	•	_	_	
s2	•	•	•	•	•	•	•	•	_	_	4 ²⁾
d	•	•	•	•	•	•	•		_	_	

¹ The number of steps depends on the device and the type of CPU. If a QnA-CPU is used: If a single processor System Q CPU is used 3 If a multi processor System Q CPU is used with internal word devices (except for file register ZR) or constants: 6 If a multi processor System Q CPU is used with Bit Devices, whose device numbers are multiplies of 16, whose digit designation is K4, and which use no index qualification: 6 If a multi processor System Q CPU is used with devices other than above mentioned: 4 ² The number of steps depends on the device and the type of CPU. If a QnA-CPU is used: If a System Q CPU is used with internal word devices (except for file register ZR) or constants: 6 If a System Q CPU is used with Bit Devices, whose device numbers are multiplies of 16, whose digit designation is K4, and which use no index qualification: 6 If a System Q CPU is used with devices other than above mentioned: 4

GX IEC Developer



GX Developer



Variables

Set Data	Meaning	Data Type	
s	Data for logical ourse or first number of device storing such data		
d	Data for logical sum, or first number of device storing such data.		
s1	Date for large laws or first south or of daying station and date	BIN 16-/32-bit	
s2	Data for logical sum, or first number of device storing such data.		
d1 (for DOR d)	d1 (for DOR d) First number of device storing result of logical operation.		

Functions


Logical OR

WOR 16-bit data

The logical OR forms the logical sum of two input variables.


Variation 1:

16-bit data designated by s and d are added bit by bit. The result is output to the device designated by d.



• Variation 2:

16-bit data designated by s1 and s2 are added bit by bit. The result is output to the device designated by d1.




Bits exceeding the digit designation are set to 0. For example, if the digit designation is specified by K2, the higher 8 bits (b8 through b15) are processed as 0.

DOR 32-bit data


Variation 1:

32-bit data designated by s and d are added bit by bit. The result is output to the device designated by d.



Variation 2 (Q series and System Q):


32-bit data designated by s1 and s2 are added bit by bit. The result is output to the device designated by d.



After executing the connection, all bits exceeding the digit designation are set to 0.

WORP (s, d)


With leading edge from XA, the following program adds data in D10 to data in D20. The result is stored in D10.



Program Example 2


DORP (s, d)

With leading edge from X2B, the following program adds data at the inputs X0 through X1F to a hexadecimal value FF00FF00. The result is stored in D66 and D67.



WORP (s1, s2, d1)

With leading edge from XA, the following program adds data at the inputs X10 through X1B to data in D33. The result is output to the outputs Y30 through Y3B.




¹ These bits are set to 0

Program Example 4

DORP (s1, s2, d)

With leading edge from M8, the following program adds 32-bit data in D0 and D1 to 24-bit data at the inputs X20 through X37. The result is stored in D23 and D24.



NOTE

The program examples 2 and 4 will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

² These bits remain unchanged

7.1.4 BKOR, BKORP


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	•


Devices MELSEC Q

				ı	Usable Dev	ices					
		Devices n, User)	File		CNET/10 J_N_	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)			
s1	1	•	•		_	_	_	1	_		
s2		•	•	1	_	_	_	•	_	SM0	5
d		•	•	• -		_	_	l	_	JIVIO	3
n	•	•	•	•	•	•	•	•	_		

GX IEC Developer



GX Developer



Variables


Set Data	Meaning	Data Type
s1	First number of device storing data for logical sum.	
s2	First number of data, or first number of device storing data for logical sum.	DIN 16 bit
d	First number of device storing result of logical operation.	BIN 16-bit
n	Number of data blocks forming the logical sum.	

Functions


Forming a logical sum with 16-bit data blocks

BKOR Forming a logical sum with data blocks

The BKOR instruction forms the logical sum beginning with the nth 16-bit data block from s1 onwards and with the nth 16-bit data block from s2 onwards. The according 16-bit block of the result is stored beginning from device d onwards. The number of blocks to be processed is specified by n.



The constant in s2 must range within -32768 and 32767.



Operation Errors


In the following cases an operation error occurs and the error flag is set:

- The number of data blocks determined by n exceeds the storage device numbers designated by s1, s2, or d (error code: 4101).
- The storage device numbers designated by s1, s2, or d overlap (error code: 4101).

Program Example

BKORP

With leading edge from X20, the following program forms the logical sum of data in registers D100 through D102 and data in registers R0 through R2. The result is stored in registers D200 through D102. The number of 16-bit data blocks (3) to be processed is stored in D0.



7.1.5 WXOR, WXORP, DXOR, DXORP

CPU

AnS	AnN	AnA(S)	AnU	QnAS, Q4AR	System Q
•	•	•	•	•	•

Devices MELSEC A

		Usable Devices															ıtion	steps		Carry	Error					
			Bit	Devi	ices				١	Nord	l De	vice	s (1	6-bi	l)		Con	stant	Poi	nter	Level	signa	of St	Index	Flag	Flag
	х	Y	M	L	s	В	F	Т	С	D	w	R	A0	A1	Z	V	K	H (16#)	P	I	N	Digit designation	Number of	ln	M9012	M9010 M9011
														1	WX	OR										
s	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•					5			
d		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•							● ¹			
s1	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•				K1 ↓ K4	7	•		•
s2	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•					/ _1			
d1		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•										
															DX	DR										
s	•	•	•	•	•	•	•	•	•	•	•	•	•		•		•	•				K1	9			
d		•	•	•	•	•	•	•	•	•	•	•	•		•							K8	● ¹			•


¹ Refer to section "Programming an AnA, AnAS, and AnU CPU" in the Programming Manual for the according number of steps.

Devices MELSEC Q


					Usable Dev	ices							
		Devices n, User)	File	MELSE Direct	CNET/10	Special Function Module	Index Register	Constant	Other	Error Flag	Number of steps		
	Bit	Word	Register	Bit	Word	INIUUUIG 7		K, H (16#)					
WXOR													
s	•	•	•	•	•	•	•	•	_	_	3		
d	•	•	•	•	•	•	•	_	_	_	J		
s1	•	•	•	•	•	•	•	•	-	_			
s2	•	•	•	•	•	•	•	•		_	4		
d1	•	•	•	•	•	•	•	1		_			
						DXOR							
	•	•	•	•	•	•	•	•		_	4 ¹⁾		
	•	•	•	•	•	•	•	_	_	_	4.7		
s 1	•	•	•	•	•	•	•	•	-	_			
s2	•	•	•	•	•	•	•	•		_	4 ²⁾		
d	•	•	•	•	•	•	•			_			

¹ The number of steps depends on the device and the type of CPU. If a QnA-CPU is used: If a single processor System Q CPU is used 3 If a multi processor System Q CPU is used with internal word devices (except for file register ZR) or constants: 6 If a multi processor System Q CPU is used with Bit Devices, whose device numbers are multiplies of 16, whose digit designation is K4, and which use no index qualification: 6 If a multi processor System Q CPU is used with devices other than above mentioned: 4 ² The number of steps depends on the device and the type of CPU. If a QnA-CPU is used: If a System Q CPU is used with internal word devices (except for file register ZR) or constants: 6 If a System Q CPU is used with Bit Devices, whose device numbers are multiplies of 16, 6 whose digit designation is K4, and which use no index qualification: If a System Q CPU is used with devices other than above mentioned: 4

GX IEC Developer



GX Developer



Variables

Set Data	Meaning	Data Type		
s	Data for evaluaina OR energition, or first number of device storing and data			
d	Data for exclusive OR operation, or first number of device storing such data.			
s1	Data for avaluaing OD analystics, or first number of device storing and data	BIN 16-/32-bit		
s2	Data for exclusive OR operation, or first number of device storing such data.			
d1 (for DXOR d)	First number of device storing result of logical operation.			

Functions


Logical exclusive OR

WXOR 16-bit data

The logical exclusive OR forms the logical sum of two input variables ($Y = (\overline{A}xB) + (Ax\overline{B})$).


Variation 1:

16-bit data designated by s and d form a logical exclusive OR connection. The result is output to the device designated by d.



• Variation 2:

16-bit data designated by s1 and s2 form a logical exclusive OR connection. The result is output to the device designated by d.




Bits exceeding the digit designation are set to 0. For example, if the digit designation is specified by K2, the higher 8 bits (b8 through b15) are processed as 0.

DXOR 32-bit data


Variation 1:

32-bit data designated by s and d form a logical exclusive OR connection. The result is output to the device designated by d.



Variation 2 (Q series and System Q):

32-bit data designated by s1 and s2 form a logical exclusive OR connection. The result is output to the device designated by d.




After executing the connection, all bits exceeding the digit designation are set to 0.

NOTE

For variation 1 (s, d) no operation errors are associated with the WXOR, WXORP, DXOR, and DXORP instructions, provided that index qualification is not applied.

WXORP (s, d)


With leading edge from XA, the following program connects data in D10 with data in D20. The result is stored again in D10.



Program Example 2


DXORP (s, d)

With leading edge from X6, the following program compares 32-bit data at the inputs X20 through X3F to the bit pattern in data registers D9 and D10. The result is stored again in D9 and D10. The number of set bits in D9 and D10 is stored in D16.



WXORP (s1, s2, d1)

With leading edge from X10, the following program forms an exclusive OR connection of input data X10 through X1B with data in D33. The result is stored in D33 and output to Y30 through Y3B.




¹ These bits are set to 0

Program Example 4

DXORP (s1, s2, d)

With leading edge from X10, the following program forms an exclusive OR connection of data in D20 and D21 with data in D30 and D31. The result is stored in D40 and D41.



NOTE

The program examples 2 and 4 will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

² These bits remain unchanged

7.1.6 BKXOR, BKXORP


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	•


Devices MELSEC Q

		Devices n, User)	File		CNET/10 J_N_	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)			
s1	_	•	•		_	_	_	1	_		
s2	_	•	•	1	_	_		•	_	SM0	5
d	_	•	•	1	_	_		1	_	SIVIU	J
n	•	•	•	•	•	•	•	•	_		

GX IEC Developer



GX Developer




Variables

Set Data	Meaning	Data Type		
s1	First number of device storing data for logical operation.			
s2	First number of data, or first number of device storing data for logical operation.	BIN 16-bit		
d	First number of device storing result of operation.	DIN 10-DIL		
n	Number of data blocks forming the exclusive OR operation.			


Functions Exclusive OR operations with 16-bit data blocks

BKXOR Exclusive OR operations with data blocks

The BKXOR instruction performs an exclusive OR operation beginning with the nth 16-bit data block from s1 onwards and with the nth 16-bit data block from s2 onwards. The according 16-bit block of the result is stored beginning from device d onwards. The number of blocks to be processed is specified by n.



The constant in s2 must range within -32768 and 32767.



Operation Errors


In the following cases an operation error occurs and the error flag is set:

- The number of data blocks determined by n exceeds the storage device numbers designated by s1, s2, or d (error code: 4101).
- The storage device numbers designated by s1, s2, or d overlap (error code: 4101).

Program Example

BKXORP

With leading edge from X20, the following program performs an exclusive OR operation with data in registers D100 through D102 and data in registers R0 through R2. The result is stored in registers D200 through D202. The number of 16-bit data blocks (3) to be processed is stored in D0.



7.1.7 WXNR, WXNRP, DXNR, DXNRP

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q	
•	•	•	•	•	•	

Devices MELSEC A

	Usable Devices											ıtion	steps		Carry	Error										
			Bit	Devi	ces				١	Nord	l De	vice	s (1	6-bi	i)		Con	stant	Poi	nter	Level	signa	of St	Index	Flag	Flag
	х	Y	M	L	s	В	F	T	С	D	w	R	A0	A1	Z	V	K	H (16#)	P	I	N	Digit designation	Number of	ln	M9012	M9010 M9011
	WXNR																									
s	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•					5			
d		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•							● ¹			
s1	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•				K1 ↓ K4	7	•		•
s2	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•					/ _1			
d1		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•										
	DXNR																									
s	•	•	•	•	•	•	•	•	•	•	•	•	•		•		•	•				K1	9			
d		•	•	•	•	•	•	•	•	•	•	•	•		•							K8	● ¹			


¹ Refer to section "Programming an AnA, AnAS, and AnU CPU" in the Programming Manual for the according number of steps.

Devices MELSEC Q


		Devices n, User)	File	MELSE Direct	CNET/10	Special Function Module	Index Register	Constant K, H (16#)	Other	Error Flag	Number of steps		
	Bit	Word	Register	Bit	Word	U G Zn		к, п (10#)					
	WXNR, WXNRP												
s	•	•	•	•	•	•	•	•	_	_	3		
d	•	•	•	•	•	•	•	_	_	_	J		
s1	•	•	•	•	•	•	•	•	_	_			
s2	•	•	•	•	•	•	•	•	_	_	4		
d	•	•	•	•	•	•	•	1	_	_			
					DX	NR, DXNRP	•						
s	•	•	•	•	•	•	•	•	_	_	4 ¹⁾		
d	•	•	•	•	•	•	•	_	_	_	4.7		
s1	•	•	•	•	•	•	•	•	_	_			
s2	•	•	•	•	•	•	•	•	_	_	4 ²⁾		
d1	•	•	•	•	•	•	•		_	_			

The number of steps depends on the device and the type of CPU. If a QnA-CPU is used: If a single processor System Q CPU is used 3 If a multi processor System Q CPU is used with internal word devices (except for file register ZR) or constants: 6 If a multi processor System Q CPU is used with Bit Devices, whose device numbers are multiplies of 16, whose digit designation is K4, and which use no index qualification: 6 If a multi processor System Q CPU is used with devices other than above mentioned: 4 ² The number of steps depends on the device and the type of CPU. If a QnA-CPU is used: If a System Q CPU is used with internal word devices (except for file register ZR) or constants: 6 If a System Q CPU is used with Bit Devices, whose device numbers are multiplies of 16, whose digit designation is K4, and which use no index qualification: 6 If a System Q CPU is used with devices other than above mentioned: 4

GX IEC Developer



GX Developer



Variables

Set Data	Meaning	Data Type		
s	Data for exclusive NOR operation, or first number of device storing such data.			
d	Data for exclusive NON operation, or first number of device storing such data.	BIN 16-/32-bit		
s1	Data for exclusive NOR operation, or first number of device storing such data.			
s2	Data for exclusive NON operation, or first number of device storing such data.			
d (d1 for WXNRP)	First number of device storing result of logical operation			

Functions


Logical exclusive NOR

WXNR 16-bit data

The logical exclusive NOR forms the logical product of the logical sum of two input variables $(Y = (\overline{A} + B) \times (A + \overline{B}))$.

Variation 1:


16-bit data designated by s and d form a logical exclusive NOR connection. The result is output to the device designated by ${\bf d}$.



Variation 2:

16-bit data designated by s1 and s2 form a logical exclusive NOR connection. The result is output to the device designated by d.

The WXNRP operation instruction outputs the result to the device designated by d1.




Bits exceeding the digit designation are set to 0. For example, if the digit designation is specified by K2, the higher 8 bits (b8 through b15) are processed as 0.

DXNR 32-bit data


Variation 1:

32-bit data designated by s and d form a logical exclusive NOR connection. The result is output to the device designated by d.



Variation 2 (Q series and System Q):


16-bit data designated by s1 and s2 form a logical exclusive NOR connection. The result is output to the device designated by d.



After executing the connection, all bits exceeding the digit designation are set to 0.


WXNRP (s, d)

With leading edge from XC, the following program compares the bit pattern of the 16-bit data value at the inputs X30 through X3F to the data value in D99. The result of the operation is stored again in D99. The number of set bits is stored in D7.



DXNRP (s, d)


With leading edge from X6, the following program compares the bit pattern of the 32-bit data value at the inputs X20 through X3F to data in D16 and D17. The result of the operation is stored again in D16 and D17. The number of set bits is stored in D18.



Program Example 3


WXNRP (s1, s2, d1)

With leading edge from X0, the following program performs an exclusive NOR operation with 16-bit data at the inputs X30 through X3F and data in D99. The result of the operation is stored in D7.



DXNRP (s1, s2, d)

With leading edge from X10, the following program performs an exclusive NOR operation with 32-bit data in the registers D20 and D21 and with data in D10 and D11. The result of the operation is stored in D40 and D41.



NOTE

The program examples 2 and 4 will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

7.1.8 BKXNR, BKXNRP


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	•


Devices MELSEC Q

		Devices n, User)	File		CNET/10 : J=N=	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)			
s1	_	•	•	_	_	_	_		_		
s2		•	•	1	_	_		•	_	SM0	5
d		•	•	1	_	_		1	_	SIVIO	J
n	•	•	•	•	•	•	•	•			

GX IEC Developer



GX Developer



Variables


Set Data	Meaning	Data Type					
s1	First number of device storing data for logical operation.						
s2	First number of data, or first number of device storing data for logical operation	BIN 16-bit					
d	First number of device storing result of logical operation.	DIIV 10-DII					
n	Number of data blocks to be processed.						

Functions Exclusive N


Exclusive NOR operations with 16-bit data blocks

BKXNR Exclusive NOR operations with data blocks

The BKXNR instruction performs an exclusive NOR operation beginning with the nth 16-bit data block from s1 onwards and with the nth 16-bit data block from s2 onwards. The according 16-bit block of the result is stored beginning from device d onwards. The number of blocks to be processed is specified by n.



The constant in s2 must range within -32768 and 32767.



Operation Errors


In the following cases an operation error occurs and the error flag is set:

- The number of data blocks determined by n exceeds the storage device numbers designated by s1, s2, or d (error code: 4101).
- The storage device numbers designated by s1, s2, or d overlap (error code: 4101).

Program Example


BKXNRP

With leading edge from X20, the following program performs an exclusive NOR operation with data in registers D100 through D102 and with data in registers R0 through R2. The result of the operation is stored in the registers D200 through D202. The number of 16-bit blocks (3) to be processed is stored in D0.



7.2 Data rotation instructions

The following rotation instructions rotate data stored in accumulators and registers bit by bit. Data can be rotated to the right as well as to the left.



Rotation instructions can alternatively be applied with or without carry flag. The rotation instructions are suitable for 16-bit and 32-bit data. In total, 16 different rotation instructions are supplied:

Function	MELSEC Instruction in MELSEC Editor	IEC Instruction in IEC Editor
Data rotation to the right (16-bit)	ROR	ROR_M
	RORP	RORP_M
	RCR	RCR_M
	RCRP	RCRP_M
Data rotation to the left (16-bit)	ROL	ROL_M
	ROLP	ROLP_M
	RCL	RCL_M
	RCLP	RCLP_M
Data rotation to the right (32-bit)	DROR	DROR_M
	DRORP	DRORP_M
	DRCR	DRCR_M
	DRCRP	DRCRP_M
Data rotation to the left (32-bit)	DROL	DROL_M
	DROLP	DROLP_M
	DRCL	DRCL_M
	DRCLP	DRCLP_M

NOTE Within the IEC editors please use the IEC instructions.

7.2.1 ROR, RORP, RCR, RCRP

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•	•	•

Devices MELSEC A


										Us	able	e De	vice	s								ıtion	steps		Carry	Error
			Bit	Devi	ices				V	Vord	De	vice	s (1	6-bit)		Con	stant	Poi	nter	Level	signa	of	dex	Flag	Flag
	X	Υ	M	L	s	В	F	Т	С	D	W	R	AO	A1	Z	V	K	H (16#)	P	I	N	Digit des	Number	Inc	M9012	M9010 M9011
n																	•	•					3 •1	•	•	•

¹ Refer to section "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.


Devices MELSEC Q

				ı	Usable Devi	ices					
		Devices n, User)	File		CNET/10 J_N_	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)			
d	•	•	•	•	•	•	•	_	_	_	2
n	•	•	•	•	•	•	•	•	_	_	3

GX IEC Developer



GX Developer



NOTE

The A series always rotates data in register A0. For this reason, there is no device d available when programming this operation instruction for the A series.


Set Data	Meaning	Data Type
d	First number of device performing data rotation. A series: device A0 only.	BIN 16-bit
n	Number of rotations (0 to 15).	

Functions

Data rotation to the right (16-bit)

ROR Rotation instruction without carry flag


The ROR instruction rotates data bits in the device designated by d (A0) by n bits to the right. The carry flag (A series = M9012, Q series and System Q = SM700) is not included. It retains the condition of the latest bit rotated from b0 to b15.



¹ Rotation by n bits

RCR Rotation instruction with carry flag

The RCR instruction rotates data bits in the device designated by d (A0) by n bits to the right, including the carry flag. The carry flag (A series = M9012, Q series and System Q = SM700) retains the condition of the bit rotated by n bits. The condition of the carry flag (0 or 1) prior to the rotation is moved to the right within d (A0) by n bits beginning from b15.



¹ Rotation by n bits

NOTE

Q series and System Q only:

If a bit device is designated by d, the rotation operation is performed with a device supplying the specified number of digits. The number of digits the bits are rotated by is determined by the remainder of the following quotient:

Number of rotations n / number of bits

For example, 16 rotations of 12 bits correspond to a rotation by 4 bits, since the remainder of the quotient 16/12 equals 4. The reason for this is that a bit x in 12 bits after 12-fold rotation again reaches the same position prior to the rotation.


For this reason, specify a value in the range from 0 to 15 as n.

² Carry flag

² Carry flag

RORP (Q series and System Q)

With leading edge from XC, the following program rotates the contents of D0 by 3 bits to the right.




¹ Contents of bits b0 - b2 before the rotation

Program Example 2

RCRP (Q series and System Q)

With leading edge from XC, the following program rotates the contents of D0 by 3 bits to the right; the carry flag SM700 is included. The condition of SM700 (0/1) prior to the rotation is moved to the right by 3 digits.



¹ Contents of bits b1 and b0 before the rotation

² Contents of bits b4 - b15 before the rotation

³ Contents of bit b3 before the rotation

⁴ Contents of bit b2 before the rotation

⁵ Carry flag

² Contents of carry flag before the rotation

³ Contents of bits b4 - b15 before the rotation

⁴ Contents of bit b3 before the rotation

⁵ Contents of bit b2 before the rotation

⁶ Carry flag

7.2.2 ROL, ROLP, RCL, RCLP

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•	•	•

Devices MELSEC A


										Us	able	e De	vice	s								ıtion	steps		Carry	Error
			Bit	Devi	ices				٧	Vord	De	vice	s (1	6-bit	:)		Cons	stant	Poi	nter	Level	signa	ıgıt ue umbe	qex	Flag	Flag
	х	Υ	M	L	S	В	F	T	С	D	W	R	AO	A1	Z	٧		H (16#)	P	-	N	Digit de:		ul	M9012	M9010 M9011
n																	•	•					3 •1	•	•	•

¹ Refer to section "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.

Devices MELSEC Q

						Usable Dev	ices					
			Devices n, User)	File		CNET/10 J_N_	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
		Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)			
	d	•	•	•	•	•	•	•		1	_	2
ſ	n	•	•	•	•	•	•	•	•	_	_	

GX IEC Developer



GX Developer



NOTE


The A series always rotates data in register A0. For this reason, there is no device d available when programming this operation instruction for the A series.

Set Data	Meaning	Data Type
	First number of device performing data rotation. A series: device A0 only.	BIN 16-bit
n	Number of rotations (0 to 15).	

Functions Data rotation to the left (16-bit)

ROL Rotation instruction without carry flag


The ROL instruction rotates data bits in the device designated by d (A0) by n bits to the left. The carry flag (A series = M9012, Q series and System Q = SM700) is not included. It retains the condition of the latest bit rotated from b0 to b15.



¹ Rotation by n bits

RCL Rotation instruction with carry flag

The RCL instruction rotates data bits in the device designated by d (A0) by n bits to the left, including the carry flag. The carry flag (A series = M9012, Q series and System Q = SM700) retains the condition of the bit rotated by n bits. The condition of the carry flag (0 or 1) prior to the rotation is moved to the left within d (A0) by n bits beginning from b15.



¹ Rotation by n bits

NOTE Q series and System Q only:

If a bit device is designated by d, the rotation operation is performed with a device supplying the specified number of digits. The number of digits the bits are rotated by is determined by the remainder of the following quotient:

Number of rotations n / number of bits

For example, 16 rotations of 12 bits correspond to a rotation by 4 bits, since the remainder of the quotient 16/12 equals 4. The reason for this is that a bit x in 12 bits after 12-fold rotation again reaches the same position prior to the rotation.


For this reason, specify a value in the range from 0 to 15 as n.

² Carry flag

² Carry flags

ROLP (Q series and System Q)

With leading edge from XC, the following program rotates the contents of D0 by 3 bits to the left.




¹ Contents of bit b12 before the rotation

Program Example 2

RCLP (Q series and System Q)

With leading edge from XC, the following program rotates the contents of D0 by 3 bits to the left; the carry flag SM700 is included. The condition of SM700 (0/1) prior to the rotation is moved to the left by 3 digits.



¹ Contents of bit b12 before the rotation

² Contents of bits b11-b0 before the rotation

³ Contents of bits b15-b13 before the rotation

⁴ Contents of bit b12 before the rotation

⁵ Carry flag

² Contents of bits b11-b0 before the rotation

³ Contents of carry flag

⁴ Contents of bits b14 and b15 before the rotation

⁵ Contents of carry flag before the rotation

⁶ Carry flag

7.2.3 DROR, DRORP, DRCR, DRCRP

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•	•	•

Devices MELSEC A


										Us	able	e De	vice	s								ıtion	steps		Carry	Error
			Bit	Devi	ices				٧	Vord	De	vice	s (1	6-bit	:)		Cons	stant	Poi	nter	Level	signa	igit de umbe	qex	Flag	Flag
	х	Υ	M	L	S	В	F	T	С	D	W	R	AO	A1	Z	٧		H (16#)	P	-	N	Digit de:		ul	M9012	M9010 M9011
n																	•	•					3 •1	•	•	•

¹ Refer to section "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.


Devices MELSEC Q

					ı	Usable Dev	ices					
			Devices n, User)	File		CNET/10 J_N_	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
		Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)			
	d	•	•	•	•	•	•	•	1	1	_	2
Г	n	•	•	•	•	•	•	•	•	_	_	3

GX IEC Developer



GX Developer



NOTE

The A series always rotates data in registers A0 and A1. For this reason, there is no device d available when programming this operation instruction for the A series.


Set Data	Meaning	Data Type
d	First number of device performing data rotation. A series: device A0 and A1 only.	BIN 32-bit
n	Number of rotations (0 to 31).	BIN 16-bit

Functions

Data rotation to the right (32-bit)

DROR Rotation instruction without carry flag


The DROR instruction rotates data bits in the device designated by d (A0, A1) by n bits to the right. The carry flag (A series = M9012, Q series and System Q = SM700) is not included. It retains the condition of the latest bit rotated from b0 to b31.



¹ Rotation by n bits

DRCR Rotation instruction with carry flag

The DRCR instruction rotates data bits in the device designated by d (A0, A1) by n bits to the right, including the carry flag. The carry flag (A series = M9012, Q series and System Q = SM700) retains the condition of the bit rotated by n bits. The condition of the carry flag (0 or 1) prior to the rotation is moved to the right within d (A0, A1) by n bits beginning from b31.



¹ Rotation by n bits

NOTE

Q series and System Q only:

If a bit device is designated by d, the rotation operation is performed with a device supplying the specified number of digits. The number of digits the bits are rotated by is determined by the remainder of the following quotient:

Number of rotations n / number of bits

For example, 31 rotations of 24 bits correspond to a rotation by 7 bits, since the remainder of the quotient 31/24 equals 7. The reason for this is that a bit x in 24 bits after 24-fold rotation again reaches the same position prior to the rotation.


For this reason, specify a value in the range from 0 to 31 as n.

² Carry flag

² Carry flag

DRORP (Q series and System Q)

With leading edge from XC, the following program rotates the contents of D0 and D1 by 4 bits to the right.




¹ Contents of bits b3-b0 before the rotation

Program Example 2

DRCRP (Q series and System Q)

With leading edge from XC, the following program rotates the contents of D0 and D1 by 4 bits to the right; the carry flag SM700 is included. The condition of SM700 (0/1) prior to the rotation is moved to the right by 4 digits.



¹ Contents of bits b2-b0 before the rotation

NOTE

These programs will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

² Contents of bits b31-b4 before the rotation

³ Contents of bit b3 before the rotation

⁴ Carry flag

² Contents of carry flag before the rotation

³ Contents of bits b5-b31 before the rotation

⁴ Contents of bit b4 before the rotation

⁵ Contents of bit b3 before the rotation

⁶ Carry flag

7.2.4 DROL, DROLP, DRCL, DRCLP

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•	•	•

Devices MELSEC A


										Us	able	e De	vice	s								ıtion	steps		Carry	Error
	Bit Devices Word Devices (16-bit)									Cons	stant	Poi	nter	Level	signati	of	qex	Flag	Flag							
	Х	Υ	M	L	s	В	F	Т	С	D	W	R	AO	A1	z	V	K	H (16#)	Р	I	N	Digit de:	Number	ul	M9012	M9010 M9011
n																	•	•					3 •1	•	•	•

¹ Refer to section "Programming an AnA, AnAS, and AnU CPU" in this Programming Manual for the according number of steps.


Devices MELSEC Q

					ı	Usable Dev	ices					
			Devices n, User)	File		CNET/10 J_N_	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
		Bit	Word	Register	Bit	Word	Module U□\G□	Žn	E			
	d	•	•	•	•	•	•	•		_	_	2
Г	n	•	•	•	•	•	•	•	•	_	_	3

GX IEC Developer



GX Developer



NOTE

The A series always rotates data in registers A0 and A1. For this reason, there is no device d available when programming this operation instruction for the A series.


Set Data	Meaning	Data Type
d	First number of device performing data rotation. A series: device A0 and A1 only.	BIN 32-bit
n	Number of rotations (0 to 31).	BIN 16-bit

Functions

Data rotation to the left (32-bit)

DROL Rotation instruction without carry flag


The DROL instruction rotates data bits in the device designated by d (A0, A1) by n bits to the left. The carry flag (A series = M9012, Q series and System Q = SM700) is not included. It retains the condition of the latest bit rotated from b31 to b0.



¹ Rotation by n bits

DRCL Rotation instruction with carry flag

The DRCR instruction rotates data bits in the device designated by d (A0, A1) by n bits to the left, including the carry flag. The carry flag (A series = M9012, Q series and System Q = SM700) retains the condition of the bit rotated by n bits. The condition of the carry flag (0 or 1) prior to the rotation is moved to the left within d (A0, A1) by n bits beginning from b31.



¹ Rotation by n bits

NOTE Q series and System Q only:

If a bit device is designated by d, the rotation operation is performed with a device supplying the specified number of digits. The number of digits the bits are rotated by is determined by the remainder of the following quotient:

Number of rotations n / number of bits

For example, 31 rotations of 24 bits correspond to a rotation by 7 bits, since the remainder of the quotient 31/24 equals 7. The reason for this is that a bit x in 24 bits after 24-fold rotation again reaches the same position prior to the rotation.


For this reason, specify a value in the range from 0 to 31 as n.

² Carry flag

² Carry flag

DROLP (Q series and System Q)

With leading edge from XC, the following program rotates the contents of D0 and D1 by 4 bits to the left.




¹ Contents of bits b27-b0 before the rotation

Program Example 2

DRCLP (Q series and System Q)

With leading edge from XC, the following program rotates the contents of D0 and D1 by 4 bits to the left; the carry flag (SM700) is included. The condition of SM700 (0/1) prior to the rotation is moved to the left by 4 digits.



¹ Contents of bits b27-b0 before the rotation

NOTE

These programs will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

² Contents of bits b31-b28 before the rotation

³ Contents of bit b28 before the rotation

⁴ Carry flag

² Contents of carry flag before the rotation

³ Contents of bits b31-b29 before the rotation

⁴ Contents of bit b28 before the rotation

⁵ Carry flag

7.3 Data shift instructions

The shift instructions move data by bits or blocks of data within one data word. Data can be shifted to the right as well as to the left.

In total, 12 different shift instructions are supplied:

Function	MELSEC Instruction in MELSEC Editor	MELSEC Instruction in IEC Editor
	SFR	SFR_M
Shift a 16-bit data word	SFRP	SFRP_M
by n bits	SFL	SFL_M
	SFLP	SFLP_M
	BSFR	BSFR_M
Shift n bit devices	BSFRP	BSFRP_M
by 1 bit	BSFL	BSFL_M
	BSFLP	BSFLP_M
	DSFR	DSFR_M
Shift n word devices	DSFRP	DSFRP_M
by one digit	DSFL	DSFL_M
	DSFLP	DSFLP_M

NOTE Within the IEC editors please use the IEC instructions.

7.3.1 SFR, SFRP, SFL, SFLP

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•	•	•

Devices MELSEC A


										Us	able	e De	vice	s								ntion	of steps		Carry	Error
			Bit	Dev	ices		Word Devices (16-bit) Constant Pointer Level						Index	Flag	Flag											
	Х	Y	M	L	s	В	F	Т	С	D	w	R	AO	A1	Z	V	K	H (16#)	Р	I	N	Digit de	Number)UĮ	M9012	M9010 M9011
d		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•						K1 ↓ K4	31	•	•	•
n																	•	•								

¹ Refer to section "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.


Devices MELSEC Q

				ı	Jsable Dev	ices					
		Devices n, User)	File		CNET/10 J_N_	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)			
d	•	•	•	•	•	•	•	_	_	_	2
n	•	•	•	•	•	•	•	•	_	_	3

GX IEC Developer



GX Developer




Set Data	Meaning	Data Type
d	First number of device storing data to be shifted.	BIN 16-bit
n	Number of shiftings (0 to 15).	DIIN 10-DIL

Functions Shifting a 16-bit data word by n bits

SFR Shifting to the right

The SFR instruction shifts the 16-bit data word designated by d by n bits to the right.



¹ These bits are set to 0


The most significant n bits beginning from bit b15 on are set to 0. The nth bit (b(n-1)) to be shifted is moved to the carry flag (A series = M9012, Q series and System Q = SM700).

For timers and counters, the actual value (count) is shifted. The setting value cannot be shifted.

For bit devices, shifting within a device with a specified number of bits is feasible (see program example 1).

SFL Shifting to the left

The SFL instruction shifts the 16-bit data word designated by d by n bits to the left.



¹ These bits are set to 0

The least significant n bits beginning from bit b0 on are set to 0. The nth bit (b(15-n)) to be shifted is moved to the carry flag (A series = M9012, Q series and System Q = SM700).

For timers and counters, the actual value (count) is shifted. The setting value cannot be shifted.


For bit devices, shifting within a device with a specified number of bits is feasible (see program example 1).

² Carry flag

² Carry flag

SFRP

With leading edge from X20, the following program shifts the content of Y10 through Y1B by the number of bits specified by D0 to the right. The condition of bit Y13 is stored in the carry flag (A series = M9012, Q series and System Q = SM700).




¹ These bits are set to 0

Program Example 2

SFLP

With leading edge from X1C, the following program shifts the content of Y10 through Y18 by 3 bits to the left. The condition of Y15 is stored in the carry flag (A series = M9012, Q series and System Q = M700).



¹ These bits are set to 0

² Carry flag

² Carry flag

7.3.2 BSFR, BSFRP, BSFL, BSFLP

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•	•	•

Devices MELSEC A


										Us	able	De	vice	s							tion	sda		Carry	Error
			Bit	Dev	ices				V	Vord	l De	vice	s (1	6-bit	i)	Con	stant	Poi	nter	Level	designatic	of steps	Index	Flag	Flag
	X	Y M L S B F T C D W R A0 A1 Z V K H P I N								N	Digit des	Number (Inc	M9012	M9010 M9011										
d		•	•	•	•	•	•															7.			
n																• •					•¹				

¹ Refer to section "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.

Devices MELSEC Q

				ı	Jsable Devi	ices					
		Devices n, User)	File	MELSE(Direct	CNET/10 J_N_	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	E	U		
d	•	_	_	_	_	_	_		_	SM0	3
n	_	•	•	•		•	•	•	_	SIVIU	3

GX IEC Developer



GX Developer




Set Data	Meaning	Data Type
d	First number of device to be shifted.	Bit
n	Number of devices to be shifted.	BIN 16-bit

Functions

Shifting n bit devices by 1 bit

BSFR Shifting to the right


The BSFR instruction shifts the contents of specified bit devices by 1 bit to the right. The shift operation starts from the address of the device designated by d and is proceeded for the following n addresses.



¹ This bit is set to 0

BSFL Shifting to the left

The BSFL instruction shifts the contents of specified bit devices by 1 bit to the left. The shift operation starts from the address of device designated by d and is proceeded for the following n addresses.



¹ This bit is set to 0

Operation Errors

In the following cases an operation error occurs and the error flag is set:


- The value in n is negative.
- The value in n exceeds the available number of bits in the device designated by d (Q series and System Q = error code 4101).

² Carry flag

² Carry flag

BSFRP

With leading edge from X8F, the following program shifts data of the internal relays M668 through M676 by one bit to the right. M668 retains the value of M669, M669 that of M670 etc. The contents of the first device (M668) is written to the carry flag (A series = M9012, Q series and System Q = SM700), and the last device (M676) retains the value 0.




¹ This bit is set to 0

Program Example 2

BSFLP

With leading edge from X4, the following program shifts the contents of the outputs Y60 through Y6F by one device to the left. The contents of the last output (Y6F) is stored in the carry flag (A series = M9012, Q series and System Q = SM700), and the first output (Y60) is reset to 0.



¹ This bit is set to 0

² Carry flag

² Carry flag

7.3.3 DSFR, DSFRP, DSFL, DSFLP

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•	•	•

Devices MELSEC A


	Usable Devices																		ıtion	of steps		Carry	Error			
			Bit	Dev	ices				١	Vord	l De	vice	s (1	6-bit	:)		Con	stant	Poi	nter	Level	designati	of S	qex	Flag	Flag
	х	Υ	M	L	s	В	F	Т	С	D	w	R	AO	A 1	Z	V	K	H (16#)	Р	ı	N	Digit de:	Number	Inc	M9012	M9010 M9011
d								•	•	•	•	•											7.			
n																	•	•					• ¹	•		

¹ Refer to section "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.

Devices MELSEC Q

		Devices n, User)	File	MELSE(Direct	CNET/10 Junu	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	E			
d	_	•	•	_	_	_	_		_	SM0	3
n	•	•	•	•	•	•	•	•	_	SIVIU	3

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type
d	First number of device to be shifted.	BIN 16-bit
n	Number of devices to be shifted.	BIN 16-bit

Functions


Shifting n word devices by 1 address

DSFR Shifting to the right

The DSFR instruction shifts the contents of specified word devices by one address to the right. The shift operation starts from the address designated by d and is proceeded for the following n addresses.

The contents of the most significant device is reset to 0 after the shifting.

For timers and counters, the actual value (count) is shifted. The setting value cannot be shifted.




¹ This bit isset to 0

DSFL Shifting to the left

The DSFR instruction shifts the contents of specified word devices by one address to the left. The shift operation starts from the address designated by d and is proceeded for the following n addresses.

The contents of the least significant device is reset to 0 after the shifting.

For timers and counters, the actual value (count) is shifted. The setting value cannot be shifted.



¹ This bit is set to 0


Operation Errors

In the following cases an operation error occurs and the error flag is set:

- The value in n is negative.
- The value in n exceeds the available number of bits in the device designated by d (Q series and System Q = error code 4101).

DSFRP

With leading edge from XB, the following program shifts data in the data registers D683 through D689 by one address to the right. D683 retains the value of D684, D684 that of D685 etc. The contents of the last data register (D689) retains the value 0.




¹ This bit is set to 0

Program Example 2

DSFLP

With leading edge from XB, the following program shifts data in the data registers D683 through D689 by one address to the left. D689 retains the value of D688, D688 that of D687 etc. The contents of the first data registers (D683) retains the value 0.



¹ This bit is set to 0

7.4 Bit processing instructions

The bit processing instructions change the condition (set and reset) of single bits or entire sections of bits. The condition of bits in data words can as well be tested with the bit processing instructions.

In total, 10 bit processing instructions are supplied:

Function	MELSEC Instruction in MELSEC Editor	MELSEC Instruction in IEC Editor
	BSET	BSET_M
Set / reset single bits	BSETP	BSETP_M
Set / reset single bits	BRST	BRST_M
	BRSTP	BRSTP_M
	TEST	TEST_MD
	1231	TEST_K_MD
	TESTP	TEST_P_MD
Test condition of single bits in	TESTP	TEST_K_P_MD
16-/32-bit data words	DTEST	DTEST_MD
	DIESI	DTEST_K_MD
	DTESTP	DTEST_P_MD
	DIESTF	DTEST_K_P_MD
Reset sections of bits in a batch	BKRST	BKRST_M
neset sections of bits in a batch	BKRSTP	BKRSTP_M

7.4.1 BSET, BSETP, BRST, BRSTP

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•	•	•

Devices MELSEC A


	Usable Devices													ıtion	of steps		Carry	Error								
			Bit	Dev	ices				Word Devices (16-bit) Constant Pointer Level						Flag	lag Flag										
	Х	Y	M	L	s	В	F	T	С	D	w	R	ΑO	A 1	z	٧	K	H (16#)	Р	ı	N	Digit des		ın	M9012	M9010 M9011
d								•	•	•	•	•	•	•	•	•							7.			
n																	•	•					• ¹			

¹ Refer to section "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.


Devices MELSEC Q

		Usable Devices											
		Devices n, User)	File	MELSE(Direct	CNET/10 J_N_	Special Function	Index Register	Constant	Other	Error Flag	Number of steps		
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)					
d	•	•	•	•	•	•	•		_	_	2		
n	•	•	•	•	•	•	•	•	_	_	3		

GX IEC Developer



GX Developer




Set Data	Meaning	Data Type
d	Device storing bits to be set or reset.	BIN 16-bit
n	Number of bit to be set or reset.	סווא וט-טונ

Functions Setting / resetting single bits

BSET Setting single bits of a word device


The BSET instruction sets the nth bit of a word device to 1. For n, a value between 0 and 15 (b0 to b15) can be specified. The word device is designated by d. If the value in n exceeds 15, the BSET instruction is executed within the lower 4 bits (b0 to b3). In the following diagram n is set to 6, so bit b6 is set.



¹ This bit is set

BRST Resetting single bits in a word device


The BRST instruction resets the nth bit of a word device to 0. For n, a value between 0 and 15 (b0 to b15) can be specified. The word device is designated by d. If the value in n exceeds 15, the BRST instruction is executed within the lower 4 bits (b0 to b3). In the following diagram n is set to 11, so bit b11 is reset.



¹ This bit is reset

BRSTP/BSETP

With leading edge from XB, the following program sets the bit (b3) in D8 to 1. With leading edge from the NC contact XB, the bit (b8) is reset to 0.



NOTE

Single bits in bit devices can be set or reset via a SET or an RST instruction as well. In this case the bits in the data words must be specified for addressing the registers. For example, the bit (b8) in data word D8 is addressed as D8.8.

7.4.2 TEST, TESTP, DTEST, DTESTP


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	•


Devices MELSEC Q

				l	Jsable Devi	ices					
	Internal (Systen	Devices 1, User)	File	MELSE(Direct	CNET/10 J_N_	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)			
s1	•	•	•	•	•	•	•	1	_		
s2	•	•	•	•	•	•	•	•	_	_	4
d	•	_	_	•	_	_	_	_	_	_	

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type
s1	Number of device storing bits to be tested.	Word
s2	Number of bit to be tested.	Word
d	Number of bit device storing condition of tested bit.	Bit

Functions


Test of single bits in 16-/32-bit data words

TEST Bit test 16-bit

The TEST instruction checks the condition of a bit s2 in a word device s1. The test result is stored in a bit device designated by d.

The device designated by d is set, if the tested bit is in condition 1, and reset, if the tested bit is in condition 0.

The bit specified by s2 can be any bit between b0 and b15 in a 16-bit data word. In the following diagram s2 is set to 5, so the condition of bit b5 in s1 is tested.




¹ Tested bit

DTEST Bit test 32-bit

The DTEST instruction checks the condition of a bit s2 in a word device s1 and (s1)+1. The test result is stored in a bit device designated by d.

The device designated by d is set, if the tested bit is in condition 1, and reset, if the tested bit is in condition 0.


The bit specified by s2 can be any bit between b0 and b31 in a 32-bit data word. In the following diagram s2 is set to 21, so the condition of bit b21 in s1 is tested.



¹ Tested bit

TESTP

With leading edge from SM400 and depending on the test result of the bit (b10) in the 16-bit data word in D0, the following program either resets or sets relay M0.




¹ Reset

Program Example 2

DTESTP

With leading edge from SM400 and depending on the test result of the bit (b19) in the 32-bit data word in W0 and W1, the following program either resets or sets output Y40.



¹ Reset

² Set

² Set

NOTE

The program example 2 will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

Instead of applying the TEST instruction, a bit to be tested can also be specified as an input contact (see diagram).

7.4.3 BKRST, BKRSTP


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	•

Devices MELSEC Q

				l	Jsable Dev	ices					
	Internal Devices (System, User)		System, User) File Direct J				Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)			
s	•	•	•	_	_	_	_	_	_	SM0	3
n	•	•	•	•	•	•	•	•	_	SIVIU	3

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type
s	First number of device to be reset.	Bit
n	Number of devices to be reset.	BIN 16-bit

Functions Batch reset of bits

BKRST Reset instruction

The BKRST instruction resets n bits in the device designated by s.

For annunciators (F), the number n of annunciators stored in s is reset and the contents of the registers SD64 through SD79 is cleared according to the reset annunciators. The remaining data are shifted forward. Moreover, the number of annunciator entries in registers SD64 through SD79 is stored in register SD63.

For timers (T) and counters (C), after the execution of this instruction the setting values of n timers and counters are reset to 0 and the coil contacts are reset.

For all other bit devices the number n of coils or contacts in the device designated by s are reset.

If the according device is already reset, its condition remains unchanged after execution of the instruction.

Operation Errors


In the following cases an operation error occurs and the error flag is set:

• The value in n exceeds the number of bits of the devices designated by s (error code 4101).

Program Example 1

BKRSTP


With leading edge from X0, the following program resets the relays M0 through M7.



¹ These bits remain unchanged

BKRSTP

With leading edge from X20, the following program resets bits from the bit (b2) in D10 to the bit (b1) in D11.



7.5 Data processing instructions

Data processing instructions search data in specified devices, check the number of set bits, encode and decode data (e.g. for 7-segment displays), disunite and unite data, search maximum and minimum values, sort data, and calculate the totals of 16-/32-bit BIN data blocks.

In total, 41 different data processing instructions are supplied:

Function	MELSEC Instruction in MELSEC Editor	MELSEC Instruction in IEC Editor				
	SER	SER_M				
On south 40 /00 hit date	SERP	SERP_M				
Search 16-/32-bit data	DSER	DSER_M				
	DSERP	DSERP_M				
	SUM	SUM_M				
Check data bits	SUMP	SUMP_M				
(16-/32-bit)	DSUM	DSUM_M				
	DSUMP	DSUMP_M				
	DECO	DECO_M				
,	DECOP	DECOP_M				
Encode/decode data	ENCO	ENCO_M				
	ENCOP	ENCOP_M				
7-segment decoding	SEG	SEG_M				
	DIS	DIS_M				
Disunite/unite 16-bit data words	DISP	DISP_M				
(4-bit units)	UNI	UNI_M				
	UNIP	UNIP_M				
	NDIS	NDIS_M				
Disunite/unite 16-bit data values	NDISP	NDISP_M				
(variable bit units)	NUNI	NUNI_M				
	NUNIP	NUNIP_M				
	WITOD	WTOB_MD				
	WTOB	WTOB_K_MD				
	WTORR	WTOB_P_MD				
Disunite/unite 16-bit data values	WTOBP	WTOB_K_P_MD				
(byte units)	DTOW	BTOW_MD				
	BTOW	BTOW_K_MD				
	DTOWD	BTOW_P_MD				
	BTOWP	BTOW_K_P_MD				
	MAX	MAX_M				
Search maximum values in	MAXP	MAXP_M				
16-/32-bit data	DMAX	DMAX_M				
	DMAXP	DMAXP_M				
	MIN	MIN_M				
Search minimum values in	MINP	MINP_M				
16-/32-bit data	DMIN	DMIN_M				
	DMINP	DMINP_M				

Function	MELSEC Instruction in MELSEC Editor	MELSEC Instruction in IEC Editor			
	SORT	SORT_M			
Sort 16-/32-bit data	SORTP	SORTP_M			
Soft 16-/32-bit data	DSORT	DSORT_M			
	DSORTP	DSORTP_M			
	WSUM	WSUM_M			
Calculate totals of	WSUMP	WSUMP_M			
16-/32-bit BIN data blocks	DWSUM	DWSUM_M			
	DWSUMP	DWSUMP_M			

7.5.1 SER, SERP, DSER, DSERP

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•	•	•

Devices MELSEC A


		Usable Devices															ıtion	steps		Carry	Error					
	Bit Devices Word Devices (16-bit) Constant Pointer Level									signa	of	Index	Flag	Flag												
	X	Υ	M	L	s	В	F	Т	С	D	w	R	AO	A 1	z	٧	K	H (16#)	Р	ı	N	Digit de:	Number	Inc	M9012	M9010 M9011
s 1								•	•	•	•	•	•	•	•	•	•	•								
s2								•	•	•	•	•											9 •1	•		•
n																	•	•)			

¹ Refer to section "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.


Devices MELSEC Q

		Usable Devices												
	Internal Devices (System, User) File			MELSE(Direct	NET/10 J□N□	Special Function	Index Register	Constant	Other	Error Flag	Number of steps			
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)	U					
s 1	•	•	•	•	•	•	•	•	-					
s2		•	•			_	_	1	ı	SM0	5			
d		•	•		•	•	•		_	SIVIU	J			
n	•	•	•	•	•	•	•	•	_					

GX IEC Developer



GX Developer



NOTE

The A series always stores the search results in registers A0 and A1. For this reason, there is no device d available when programming this operation instruction for the A series.

Variables

Set Data	Mooning	Data Type	
Set Data	Meaning	MELSEC	IEC
s1	Data value to be searched, or first number of device storing this value.		ANY16
s2	Data to be searched through, or first number of device storing such data.	Word	ANY16/ANY32
d	First number of device storing result of search. A series: device A0 and A1 only.		Array [12] of ANY16/ANY32
n	Number of devices to be searched through.		ANY16

Functions Search data


SER (A and Q series/System Q) / SERP (Q series and System Q)Search 16-bit data

The SER instruction enables searching specified data in a specified search range. The search operation starts from the first number of device designated by s2. The entry code being searched for is specified by s1. The digit designation, i.e. the number of devices is specified by n.

A CPU of the Q series or the System Q stores the result of the search in d and d+1 as array [1..2] of ANY16.

After finishing the search operation the position of the first device storing the data value is stored in array[1] in d. Array[2] in d+1 stores the number of data values matching the entry code.

The A series stores the position of the first device storing the matching data value in register A0. The number of matches is stored in register A1.



- ¹ Entry code
- ² Start of search
- ³ Search range (n blocks)
- ⁴ Matching data
- ⁵ Search results
- ⁶ Position of match
- ⁷ Number of matches

If the value in n is less than or equal to 0, the search operation will not be executed. If no matching data is found, the content of d and d+1 (A series = A0 and A1) is 0.


NOTE

Q series and System Q

Provided the data to be searched through is stored in ascending order, the searching time can be shortened by setting the special relay SM702.

SM702 ON:

The search range is halved and the size of the entry code determines in what half the code must be stored. This half is devided once again for another decision. This operation is proceeded until the matching value is found.



¹ Entry code

SM702 OFF:

The data search comparing the entry code to each data value starts from the beginning of the search range.

If the search range is not sorted in ascending order, there will be no accurate result with SM702 set.

² Search range

³ Comparison to entry code

⁴ Processing sequence


⁵ Search data

DSER / DSERP (Q series and System Q) Search 32-bit data

The DSER instruction enables searching specified data in a specified search range. The search operation starts from the first number of device designated by s2 (2 x n-devices). The entry code being searched for is specified by s1 and (s1)+1. The digit designation, i.e. the number of devices is specified by n.

The result of the search is stored in d and d1 as array [1..2] of ANY16.

After finishing the search operation the position of the first device storing the data value is stored in the least significant array (d). The most significant array (d+1) stores the number of data values matching the entry code.



¹ Entry code

If the value in n is less than or equal to 0, the search operation will not be executed. If no matching data is found, the content of d and d+1 is 0.

Operation Errors

In the following cases an operation error occurs and the error flag is set:

 The search range designated by n beginning from s2 exceeds the relevant device range (Q series and System Q = error code 4101)

For details on index qualification refer to chapter 3.6.

² Start of search

³ Search range (2 x n)

⁴ Matching data


⁵ Search results

⁶ Position of match

⁷ Number of matches

SERP (Q series and System Q)

With leading edge from X20, the following program compares data in D100 through D105 to the data value in D0. The first matching position is stored in W0. The number of matches is stored in W1.



¹ Entry code

² Search range


³ Search results

⁴ Position of first match

⁵ Number of matches

DSERP (Q series and System Q)

With leading edge from X20, the following program compares data in D100 through D111 to the data value in D11 and D10. The first matching position is stored in W0. The number of matches is stored in W1.



¹ Entry code

NOTE

These programs will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

² Search range

³ Search results

⁴ Position of first match

⁵ Number of matches

7.5.2 SUM, SUMP, DSUM, DSUMP

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•	•	•

Devices MELSEC A


										Us	able	e De	vice	s								ıtion	steps		Carry	Error
			Bit	Devi	ices			Word Devices (16-bit) Constant Pointer Le						Level	designation	of	Index	Flag	Flag							
	X	Υ	M	L	s	В	F	T	С	D	W	R	AO	A1	Z	V	K	H (16#)	Р	-	N	Digit de	Number	Ī	M9012	M9010 M9011
	SUM																									
s	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•						K1 → K4	3 ₁	•		•
	DSUM																									
s	•	•	•	•	•	•	•	•	•	•	•	•	•		•							K1 ↓ K4	3 ₁	•		•

¹ Refer to section "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.


Devices MELSEC Q

				ı	Usable Dev	ices					
		Devices n, User)	File		CNET/10 J_N_	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)			
s	•	•	•	• •		•	•	•	_	_	3
d	•	•	•	•	•	•	•	_	_	_	J

GX IEC Developer



GX Developer



NOTE


The A series always stores the number of set bits in register A0. For this reason, there is no device d available when programming this operation instruction for the A series.

Set Data	Meaning	Data Type
s	First number of device storing data of which set bits are counted.	
d	First number of device storing number of set bits. A series: device A0 only.	BIN 16-/32-bit

Functions Check data bits

SUM 16-bit


The SUM instruction determines the number of bits set in a 16-bit data word. The device range to be checked is specified by s. The number of set bits is stored in d (A0).



¹ Counting set bits

DSUM 32-bit

The DSUM instruction determines the number of bits set in a 32-bit data word. The device range to be checked is specified by s. The number of set bits is stored in d (A0).




¹ Counting set bits

² Binary coded number of bits

² Binary coded number of bits

SUMP (Q series and System Q)

With leading edge from X10, the following program determines the number of set inputs within X8 through X10. The result is stored in D0.




¹ Storing the number of set bits in D0

Program Example 2

DSUMP (Q series and System Q)

With leading edge from X10, the following program determines the number of set bits in D100 and D101. The result is stored in D0.



¹ Storing the number of set bits in D0

NOTE

The program example 2 will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

7.5.3 DECO, DECOP

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•	•	•

Devices MELSEC A


										Us	able	e De	vice	s								tion	steps		Carry	Error
			Bit	Devi	ices			Word Devices (16-bit) Constant Pointer Lev					Level	designation	of	Jex	Flag	Flag								
	X	Υ	M	L	s	В	F	T	С	D	w	R	AO	A1	Z	٧	K	H (16#)	P	ı	N	Digit de:	Number	Ind	M9012	M9010 M9011
s	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•								
d		•	•	•	•	•	•	•	•	•	•	•											9 •1	•		•
n																	•	•								

¹ Refer to section "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.

Devices MELSEC Q

				ı	Usable Dev	ices					
		Devices n, User)	File		CNET/10 J_N_	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)			
s	•	•	•	•	•	•	•	•	_		
d	•	•	•	_	_	_	_		_	SM0	4
n	•	•	•	•	•	•	•	•	_		

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type
s	Coded data or device storing such data.	BIN 16-bit
d	First number of device storing decoded value.	Address
n	Number of bits containing coded data.	BIN 16-bit

Functions De

Decoding from 8 to 256 bits

DECO Decoding data

The DECO instruction decodes data in a device specified by s. The binary coded data is decoded as decimal number. This decimal number (\leq 256) indicates bit x (bx), according to the 2^x -th bit to be set of a device specified by d. The number of device addresses in s containing the coded data is specified by n.

The variable n must be set between 0 and 8.

If n = 0, the instruction is not executed and the specified device addresses remain unchanged.

A bit device is processed as single bit and a word device as 16-bit data value.

Operation Errors


In the following cases an operation error occurs and the error flag is set:

- The variable n is not set between 0 and 8 (Q series and System Q = error code 4100).
- The bit x exceeds the relevant device range (Q series and System Q = error code 4100).

Program Example

DECOP

With leading edge from X20, the following program decodes data at X0 through X2. The result is stored in M10 through M17. The binary coded number 6 is contained in X0 through X2, so bit b6 (M16) in M10 through M17 is set.



¹ Binary coded value 6

NOTE

This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

² If the binary coded value is specified 4 bits, 8 bits are occupied

7.5.4 ENCO, ENCOP

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•	•	•

Devices MELSEC A


										Us	able	e De	vice	s								ıtion	steps		Carry	Error
			Bit	Devi	ices				٧	Vord	De	vice	s (1	6-bit	:)		Con	stant	Poi	nter	Level	signati	oţ	lex	Flag	Flag
	X	Υ	M	L	s	В	F	Т	С	D	w	R	AO	A1	Z	V	K	H (16#)	P	ı	N	Digit de:	Number	pul	M9012	M9010 M9011
s	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•										
d								•	•	•	•	•	•	•	•	•							9 •1	•		•
n																	•	•								

¹ Refer to section "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps

Devices MELSEC Q

				l	Usable Dev	ices					
	Internal (Systen	Devices 1, User)	File		CNET/10 Junu	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)			
s	•	•	•	_	_	_	_	•	-		
d	•	•	• •		•	•	•	1	1	SM0	4
n	•	•	•	•	•	•	•	•	_		

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type
s	Decoded data or device storing such data.	
d	First number of device storing coded data.	BIN 16-bit
n	Number of bits containing coded value.	

Functions

Encoding from 256 to 8 bits

ENCO Encoding data

The ENCO instruction encodes data of a data record of up to 256 bits to a binary 8-bit data sequence. The initial number of device storing data to be encoded is specified by s. The bit x specified by s indicates the decimal value that will be stored binary encoded in d. The number of bits in d containing the encoded data is specified by n.

The variable n must be set between 0 and 8.

If n = 0, the instruction is not executed and the specified device addresses remain unchanged.

A bit device is processed as single bit and a word device as 16-bit data value.

If more than one bit is set processing starts with the highest bit.

Operation Errors


In the following cases an operation error occurs and the error flag is set:

- The variable n is not set between 0 and 8 (Q series and System Q = error code 4100).
- All bits in s up to bit x are 0 when executing the ENCO instruction.
- The value x of the set bit x in s exceeds the range that can be represented binary with 0 to 8 bits (Q series and System Q = error code 4101).
- All bits in s up to bit x are identical to d (Q series and System Q = error code 4100).

Program Example

ENCOP

With leading edge from X20, the following program reads data in M10 through M17 and stores it binary encoded in D8.



¹ If the set bit is binary encoded with 4 bits, a range of 8 bits can be represented

NOTE

This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

² Binary encoded number 3 for set bit 3 (M13)

7.5.5 **SEG, SEGP**

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
● ¹	● ¹	● ¹	● ¹	● ¹	•

¹ The SEG instruction only serves for 7-segment decoding, if the internal relay M9052 is NOT set. If the internal relay M9052 is set, the SEG instruction serves for partial refresh.

Devices MELSEC A


										Us	able	e De	vice	s								ıtion	steps		Carry	Error
			Bit	Dev	ices				٧	Vord	De	vice	s (1	6-bit	:)		Constant Pointer Lev				Level	signa	oţ	ndex	Flag	Flag
	X	Υ	M	L	s	В	F	T	С	D	w	R	AO	A1	Z	V	K	H (16#)	Р	ı	N	Digit desi		ln(M9012	M9010 M9011
s	•	•	•	•	•	•	•	•	•	lacksquare	lacksquare	•	•	•	lacksquare	•	•	•				K1	7			
d		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•						● ¹	● ²			

¹ With an A3H, A3M, or AnN CPU the digit designation can be set between K1 and K4. On all other CPUs the preset digit designation is ignored and K2 (8 bits) is processed automatically.

Devices MELSEC Q

					Usable Dev	ices					
		Devices n, User)	File		CNET/10 Junu	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)			
s	•	•	•	•	•	•	•	•	_	_	2
d	•	•	•	• •			•	_	_	_	3

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type
s	Decoded data, or first number of device storing such data.	BIN 16-bit
d	First number of device storing 7-segment data.	DIIN 10-DII

² Refer to section "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.


Functions 7-Segment decoding

SEG (A and Q series/System Q) / SEGP (Q series and System Q) Decoding a 4-digit binary value

The SEG instruction converts a 4-digit binary value into 7-segment code in order to display the values 0 to F. The data value or the initial number of data to be encoded is specified by s. The 7-segment data is stored in d.

If the encoded 7-segment data are output to bit devices, the initial device number and the digit designation must always be specified in d. If a word device is specified by d, only the device number is required.

Storage of data in several bit devices or in a word device applies to the following scheme:



¹ Bit device

² Word device

³ 8 bits

⁴ These bits are always reset to 0

⁵ 7-segment data


7-segment data

The following table contains an overview of 7-segment data in relation to the bit pattern of the source data. The first bit (b0) of 7-segment data either represents the status of the first bit device or the status of the least significant bit in a word device respectively.

	s	Assissment of Comments				(t				Diamlau
HEX	Bit Pattern	- Assignment of Segments	В7	В6	B5	В4	ВЗ	B2	В1	В0	Display
0	0000		0	0	1	1	1	1	1	1	0
1	0001		0	0	0	0	0	1	1	0	1
2	0010		0	1	0	1	1	0	1	1	2
3	0011	b0	0	1	0	0	1	1	1	1	3
4	0100		0	1	1	0	0	1	1	0	Ч
5	0101	b5	0	1	1	0	1	1	0	1	5
6	0110	b6	0	1	1	1	1	1	0	1	8
7	0111	b4 b2	0	0	1	0	0	1	1	1	7
8	1000		0	1	1	1	1	1	1	1	8
9	1001	b3	0	1	1	0	1	1	1	1	9
А	1010		0	1	1	1	0	1	1	1	R
В	1011		0	1	1	1	1	1	0	0	8
С	1100		0	0	1	1	1	0	0	1	٤
D	1101		0	1	0	1	1	1	1	0	D
E	1110		0	1	1	1	1	0	0	1	Ε
F	1111		0	1	1	1	0	0	0	1	F

SEGP (Q series and System Q)

With leading edge from X0, the following program outputs the condition of inputs XC through XF as 7-segment code to the outputs Y38 through Y3F. The conditions of outputs Y38 through Y3F are maintained until they are overwritten with new data.



7.5.6 DIS, DISP

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•	•	•

Devices MELSEC A


										Us	able	e De	vice	s							ıtion	leps		Carry	Error
			Bit	Dev	ices		Usable Devices Word Devices (16-bit) Constant Pointer Level stags or page 10-bit page 11-bit page				dex	Flag	Flag												
	X	Υ	M	L	s	В	F	T	С	D	w	R	AO	A1	z	V	K	H (16#)	I	N	Digit de:	Number of steps	ln	M9012	M9010 M9011
s								•	•	•	•	•	•	•	•	•	•	•							
d								•	•	•	•	•									K1 ↓ K4	9 •1	•		•
n																	•	•			101)			

¹ Refer to section "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.


Devices MELSEC Q

				ı	Usable Dev	ices					
		Devices 1, User)	File		CNET/10 J_N_	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)			
s	•	•	•	•	•	•	•	•	-		
d	_	•	•	_	_	_				SM0	4
n	•	•	•	•	•	•	•	•	_		

GX IEC Developer



GX Developer




Set Data	Meaning	Data Type
s	First number of device storing data to be disunited.	
d	First number of device storing disunited data.	BIN 16-bit
n	Number of 4-bit groupings to be disunited. No processing for n = 0.	

Functions

Disuniting 16-bit data

DIS Disuniting 16-bit data values

The DIS instruction disunites a 16-bit data value to groupings of 4 bits and stores their conditions successively in up to 4 destination devices. For this instruction, the data value to be disunited in s, the number of 4-bit groupings in n, and the first number of destination device in d must be specified. Further 4-bit groupings are stored in d+n.



¹ These bits are reset to 0.

The upper 12 bits of the destination devices beginning from device number in d, are reset to 0. The variable n can be set from 1 to 4 (corresponding 4 to 16 bits).

For n = 0 no operation is executed and the specified number of device remains unchanged.


Operation Errors

In the following cases an operation error occurs and the error flag is set:

- The value in n is not set between 0 and 4 (Q series and System Q = error code 4100).
- The storage range d specified by n exceeds the relevant device range (Q series and System Q = error code 4101).

DISP

With leading edge from X0, the following program disunites the 16-bit data value in D0 and stores the bit pattern in groupings of 4 bits in series in D10 through D13.



¹ These bits are reset to 0

² Storage range

7.5.7 UNI, UNIP

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•	•	•

Devices MELSEC A


									Usable Devices													ıtion	of steps		Carry	Error
			Bit	Devi	ces				١	Nor	d De	vice	s (16	6-bit)		Con	stant	Poi	nter	Level	signatio	of St	qex	Flag	Flag
	X	Υ	M	L	s	В	F	Т	С	D	w	R	AO	A1	Z	V	K	H (16#)	Р	I	N	Digit de:	Number	ln	M9012	M9010 M9011
s								•	•	•	•															
d								•	•	•	•	•	•	•	•	•						K1 ↓ K4	9 •1	•		•
n																	•	•				127				

¹ Refer to section "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.

Devices MELSEC Q

				l	Jsable Dev	ices					
		Devices n, User)	File	MELSE(Direct		Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)			
s	•	•	•		_	_		1	-		
d	_	•	•	•	•	•	•		_	SM0	4
n	•	•	•	•	•	•	•	•	_		

GX IEC Developer



GX Developer




Set Data	Meaning	Data Type
s	First number of device, storing data to be united.	
d	First number of device, storing united data.	BIN 16-bit
	Number of 4-bit groupings to be united. No processing for $n = 0$.	

Functions Uniti

Uniting 16-bit data UNI Uniting 16-bit data values

The UNI instruction separates each 4 lowest bits of up to four 16-bit data values and unites their conditions in one 16-bit data value. For this instruction, the first number of device storing the data values in s to be united, the number of successive devices n, and the destination address in d must be specified.



¹ These bits are ignored

The lower 4 bits of the source devices beginning from device number in d, are reset to 0.

The variable n can be set from 1 to 4.

For n = 0 no operation is executed and the specified number of device remains unchanged.

Operation Errors


In the following cases an operation error occurs and the error flag is set:

- The value in n is not set within 0 and 4 (Q series and System Q = error code 4100).
- The storage range s specified by n exceeds the relevant device range (Q series and System Q = error code 4101).

² 4-bit groupings to be stored in d

UNIP

With leading edge from X0, the following program unites each lowest 4 bits (b0 through b3) of data registers D0 through D2 successively to one 16-bit data value (the highest 4 digits are "0") in D10.



¹ 4-bit groupings to be stored in D10

7.5.8 NDIS, NDISP, NUNI, NUNIP


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q	
				•	•	


Devices MELSEC Q

	Usable Devices										
		Devices n, User)	File		CNET/10 J_N_	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)			
s1	_	•	•		_	_		1	1		
d	_	•	•		_	_				SM0	4
s2	_	•	•	_	_	_	_	_	_		

GX IEC Developer



GX Developer




Set Data	ata Meaning			
s1	First number of device storing data to be disunited/united.			
d	First number of device storing disunited/united data.	BIN 16-bit		
s2	Number of bits to be disunited/united in bit groupings.			

Functions Disuniting or uniting of data in random bit groupings

NDIS Disuniting data

The NDIS instruction disunites data in devices specified from s1 on to bit groupings with a number of bits specified by s2. The disunited bit groupings are stored separately in the device specified by d onwards.



¹ Size of bit grouping


The size of bit groupings specified by s2 can be set within 1 and 16 bits.

Values in s2 are processed from the first device address in s2 on and up to the address with the entry 0.

² The 0 indicates the end of processing

NUNI Uniting data

The NUNI instruction separates bit groupings of a size specified by s2 from devices specified by s1 and unites these bit groupings in one data value. The bit groupings are stored successively from the device specified by d on.



¹ Size of bit groupings

The size of bit groupings specified by s2 can be set within 1 and 16 bits.

Values in s2 are processed from the first device address in s2 on and up to the address with the entry 0.

Operation Errors


In the following cases an operation error occurs and the error flag is set:

- The bit groupings of a size specified by s2 in the devices specified by s1 or d exceed the relevant storage device range (error code 4101).
- The size of bit groupings specified by s2 exceed the valid range of 1 to 16 bits (error code 4100).

² The 0 indicates the end of processing

NDISP

With leading edge from SM400, the following program separates the bit groupings b0 - b3 (4), b4 - b6 (3), and b 7- b12 (6) from D0 and stores each single bit grouping beginning from bit grouping b0 - b3 in D10 through D12. The values in brackets indicate the size of bit groupings in D20 through D22. D23 must store the value 0 (see functions).




¹ These bits are ignored

² These bits are reset to 0

NUNIP

With leading edge from SM400, the following program separates the bit groupings b0 - b3 (4), b0 - b2 (3), and b0 - b5 (6) from D10 through D12 and stores the bit groupings successively in D0 beginning from bit grouping b0 - b3. The values in brackets indicate the size of bit groupings in D20 through D22. D23 must store the value 0 (see functions).



¹ These bits are ignored

² These bits are reset to 0

7.5.9 WTOB, WTOBP, BTOW, BTOWP

CPU


AnS	AnN	AnA, AnAS	AnU	QnA(S), Q4AR	System Q
		● ¹	● ¹	•	•

¹ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.


Devices MELSEC Q

	Usable Devices										
		Devices n, User)	File		CNET/10 J_N_	Special Function Module	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	U□\G□	Žn	K, H (16#)			
s	_	•	•		_	_		1	1		
d	_	•	•		_	_		1	1	SM0	4
n	•	•	•	•	•	•	•	•	_		

GX IEC Developer



GX Developer




Set Data	Meaning	Data Type
S	First number of device storing data to be disunited/united in byte units.	
d	First number of device storing disunited/inited bytes.	BIN 16-bit
n	Number of byte units to be disunited/united.	

Functions Disuniting and uniting data in byte units


WTOB Disuniting data

The WTOB instruction disunites a 16-bit data value to byte units and stores their conditions successively in destination devices. For this instruction the data values in s to be disunited, the number of byte units in n, and the first number of destination device in d must be specified. Further byte units are stored in d+n. For storage only the lowest bytes of the devices specified by d are used.



¹ Highest bytes

For example, if n = 5, 5 bytes are disunited from the device specified by s through s+2 and stored successively in the lowest bytes of the devices specified by d through d+4.




¹ These bytes are ignored

The number of byte units specified by n automatically determines the range of 16-bit data in s and the storage range of the byte units in d.

If n = 0, the instruction is not executed and the specified device addresses remain unchanged.

The highest bytes in the devices specified by d are set to the value "00H".



¹ These bytes are set to "00H"


² Lowest bytes

³ Data of the according lowest bytes

⁴ Data of the according highest bytes


BTOW Uniting data

The BTOW instruction separates any lowest bytes of 16-bit data values and stores their conditions in 16-bit data values. For this instruction, the initial number of data value in s to be united, the number of byte units n, and destination device in d must be specified.



¹ These bytes are ignored

For example, if n = 5, the 5 lowest bytes are disunited from the device specified by s through s+4 and stored successively in the devices specified by d through d+2.



¹ This byte is set to "00H"

The number of byte units specified by n automatically determines the range of byte data in s and the storage range of the byte data in d.

If n = 0, the instruction is not executed and the specified device addresses remain unchanged.

The highest bytes in the devices specified by s are ignored on processing.


² Data of 1st through nth byte

³ Data of 2nd, 4th, and nth byte

⁴ Data of 1st, 3rd, and (n-1)th byte

The operation is even processed correctly in cases where the storage ranges of s through s+n and d through d+n overlap.

The following diagram shows a case where the lowest bytes are separated from D11 through D16 and stored again successively in D12 through D14.




Operation Errors

In the following cases an operation error occurs and the error flag is set:

- The number of byte units specified by n, that are stored in the device specified by s, exceeds
 the relevant storage device range (Q series and System Q = error code 4101).
- The number of byte units specified by n, that are stored in the device specified by d, exceeds the relevant storage device range (Q series and System Q = error code 4101).

WTOBP


With leading edge from X0, the following program separates 6 bytes in D10 through D12 successively and stores these bytes in the lowest bytes in D20 through D25.



Program Example 2

BTOWP

With leading edge from X0, the following program separates the 6 lowest bytes in registers D20 through D25 and unites these bytes successively in D10 through D12.



¹ These bytes are ignored

7.5.10 MAX, MAXP, DMAX, DMAXP


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q	
				•	•	


Devices MELSEC Q

		Usable Devices									
		Devices n, User)	File		CNET/10 J_N_	Special Function Module	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	U 🗆 \G	Žn	K, H (16#)			
s	_	•	•	_	_	_	_	1	_		
d	_	•	•	_	_		_		_	SM0	4
n	•	•	•	•	•	•	•	•	_		

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type	
s	First number of device storing data to be searched through for maximum values.	BIN 16-/32-bit	
d	First number of device storing search result.		
n	Number of data blocks to be searched through.	BIN 16-bit	


Functions

Searching maximum values in 16-/32-bit data

MAX Searching maximum values in 16-bit data

The MAX instruction searches for maximum values in 16-bit data blocks. The number of data blocks to be searched through is specified by n. The greatest value found in s through s+(n-1) is stored in d.

The first position in s through s+(n-1) where the maximum value is found is counted beginning from s=1 and stored in d+1. The number of existing identical maximum values is stored in d+2.




¹ Found maximum value

DMAX Searching maximum values in 32-bit data

The DMAX instruction searches for maximum values in 32-bit data blocks. The number of data blocks to be searched through is specified by n. The greatest value found in s through s+(n-1) is stored in d.

The first position in s through s+(n-1) where the maximum value is found is counted beginning from s=1 and stored in d+2. The number of existing identical maximum values is stored in d+3.



¹ Found maximum value

Operation Errors

In the following cases an operation error occurs and the error flag is set:

• The number of data blocks specified by n stored in the devices specified by s exceeds the relevant storage device range (error code 4101).

² First position the value has been found at


³ Number of identical maximum values

² First position the value has been found at

³ Number of identical maximum values

MAXP


With leading edge from X1C, the following program subtracts data in R0 through R3 from data in D100 through D103 and stores the result in D150 through D153. The number of 16-bit data blocks (4) is specified in D0. In the following step, as well with leading edge from X1C, the registers D150 through D153 are searched through for the maximum value. The value found is stored in D200, its position is stored in D201, and the number of identical maximum values is stored in D202.



Program Example 2

DMAXP

With leading edge from X20, the following program searches for the maximum value of 32-bit data in D100 and D101. The position of the value is stored in D102, the number of identical maximum values is stored in D103.



NOTE

The program example 2 will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

7.5.11 MIN, MINP, DMIN, DMINP


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q	
				•	•	

Devices MELSEC Q

	Usable Devices										
	Internal Devices (System, User)		File	MELSECNET/10 Direct J□N□		Special Function Module	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	U_\G_	Žn	K, H (16#)			
s	_	•	•		_	_		1	1		
d	_	•	•		_	_	1	1	1	SM0	4
n	•	•	•	•	•	•	•	•	_		

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type	
S	First number of device storing data to be searched through for minimum values.	BIN 16-/32-bit	
d	First number of device storing search result.		
n	Number of data blocks to be searched through.	BIN 16-bit	


Functions S

Searching minimum values in 16-/32-bit data

MIN Searching minimum values in 16-bit data

The MIN instruction searches for minimum values in 16-bit data blocks. The number of data blocks to be searched through is specified by n. The smallest value found in s through s+(n-1) is stored in d.

The first position in s through s+(n-1) where the minimum value is found is counted beginning from s = 1 and stored in d+1. The number of existing identical minimum values is stored in d+2.



¹ Found minimum value

DMIN Searching minimum values in 32-bit data

The DMIN instruction searches for minimum values in 32-bit data blocks. The number of data blocks to be searched through is specified by n. The smallest value found in s through s+(n-1) is stored in d and d+1.

The first position in s through s+(n-1) where the minimum value is found is stored in d+2. The number of existing identical minimum values is stored in d+3.

Operation Errors

In the following cases an operation error occurs and the error flag is set:

 The number of data blocks specified by n stored in the devices specified by s exceeds the relevant storage device range (error code 4101).

² First position the value has been found at

³ Number of identical minimum values

¹ Found minimum value


² First position the value has been found at

³ Number of identical minimum values

Program Example 1

MINP


With leading edge from X1C, the following program adds data in D100 through D103 to data in R0 through R3 and stores the result in D150 through D153. The number of 16-bit data blocks (4) is specified in D0. In the following step, as well with leading edge from X1C, the registers D150 through D153 is searched through for the minimum value. The value found is stored in D200, its position is stored in D201, and the number of identical minimum values is stored in D202.



Program Example 2

DMINP

With leading edge from X20, the following program searches for the minimum value of 32-bit data in D0 through D7 and stores the value in D100 and D101. The position of the value is stored in D102, the number of identical minimum values is stored in D103.



NOTE

The program example 2 will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

7.5.12 SORT, SORTP, DSORT, DSORTP


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	•


Devices MELSEC Q

				ı	Usable Dev	ices													
		Devices n, User)	File		MELSECNET/10 Direct J□N□				Direct J 🗀 Function 📙				Direct J 🗀 Function		Index Register	Dogiotor CullStallt		Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)											
s1	_	•	•	_	_	_	_	_	_										
n	•	•	•		_	_	_	1	1										
s2	•	•	•	•	•	•	•	•	1	SM0	6								
d1	•	_	_	•	•	•	•	•	1										
d2	_	•	•	_	_	_	_	_	_										

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type
s1	First number of device storing data to be sorted.	BIN 16-/32-bit
n	Number of data blocks to be sorted.	BIN 16-bit
s2	Number of data blocks to be compared each sort operation.	BIN 16-bit
d1	Number of bit to be set after finishing sort operation.	Bit
d2	For system use only.	BIN 16-bit


Functions Sorting 16-/32-bit data

SORT Sorting 16-bit data

The SORT instruction sorts 16-bit data specified by s1 in ascending or descending order. The number of data to be sorted is specified by n.

The sorting order is set via the special relay SM703:

SM703 OFF: Ascending order SM703 ON: Descending order



¹ Data to be sorted

For finishing the SORT instruction several scans are required. The number of required scans can be calculated by the division of the maximum number of scans by the number of 16-bit data specified in s2, to be compared each scan (decimal fractions are rounded up). Increasing the number of 16-bit data specified in s2 reduces the number of required scans for sorting but increases the processing time per scan.

The required number of sorting scans until finishing the sort operation is calculated via the following equation:

Required number of sorting scans = $((n) \times (n-1)) / (2 \times (s2))$

For example, for n = 10 and s2 = 1 the result is 45 sort scans until finishing the sort operation.

For n = 10 and s2 = 2 the result is 22,5. Rounded up, 23 sort scans are required.

The bit specified in d1 is reset during the sort operation and will be set again when the sort operation is finished. This bit remains set and must be reset by appropriate programming.

The devices specified in d2 and (d2)+1 are used for internal system processing during the sort operation. So, these devices must not be changed by programming.

If the value in n is changed during the operation, the operation is processed with the currently set number of 16-bit data.

By resetting the execution condition, the operation will be terminated. Upon setting the execution condition again, the sort operation will be restarted.

² Data sorted in ascending order (SM703 = OFF)


³ Data sorted in descending order (SM703 = ON)

DSORT Sorting 32-bit data

The DSORT instruction sorts 32-data specified by s1 in ascending or descending order. The number of data to be sorted is specified by n.

The sorting order is set via the special relay SM703:

SM703 OFF: Ascending order SM703 ON: Descending order



¹ Data to be sorted

For finishing the DSORT instruction several scans are required. The number of required scans can be calculated by the division of the maximum number of scans by the number of 32-bit data specified in s2, to be compared each scan (decimal fractions are rounded up). Increasing the number of 32-bit data specified in s2 reduces the number of required scans for sorting but increases the processing time per scan.

The required number of sorting scans until finishing the sort operation is calculated via the following equation:

Required number of sorting scans = $((n) \times (n-1)) / (2 \times (s2))$

For example, for n = 10 and s2 = 1 the result is 45 sort scans until finishing the sort operation.

For n = 10 and s2 = 2 the result is 22,5. Rounded up, 23 sort scans are required.

The bit specified in d1 is reset during the sort operation and will be set again when the sort operation is finished. This bit remains set and must be reset by appropriate programming.

The devices specified in d2 and (d2)+1 are used for internal system processing during the sort operation. So, these devices must not be changed by programming.

If the value in n is changed during the operation, the operation is processed with the currently set number of 32-bit data.

By resetting the execution condition, the operation will be terminated. Upon setting the execution condition again, the sort operation will be restarted.

² Data sorted in ascending order (SM703 = OFF)

³ Data sorted in descending order (SM703 = ON)

Operation Errors


In the following cases an operation occurs and the error flag is set:

- The range specified by n or 2 x n in the device specified by s1 exceeds the relevant storage device range (error code 4101).
- The value specified in s2 is equal to or less than 0 (error code 4100).
- The value in d2 is greater than that in n (error code 4101).
- The value in (d2)+1 is greater than that in d2 (error code 4101).

Program Example

SORT

While X3 is set, the following program sorts 16-bit data in D1 through D4. In a first step with leading edge from X2, the values 35, -10, 500, and -124 are written to the registers D1 through D4. Then sorting starts. The sorting order is determined via X0 (set SM703) and X1 (reset SM703). After finishing the sort operation the output Y10 is set.



7.5.13 WSUM, WSUMP


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	•


Devices MELSEC Q

				ı	Usable Dev	ices					
		Devices n, User)	File		CNET/10 J_N_	Special Function	Index Register	Constant			Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)			
s	_	•	•		_	_	_	1	1		
d	•	•	•	•	•	•	•	_	_	SM0	4
n	•	•	•	•	•	•	•	•	_		

GX IEC Developer



GX Developer




Set Data	Meaning	Data Type
s	First number of device storing data to be added.	BIN 16-bit
d	First number of device storing result.	BIN 32-bit
n	Number of data blocks to be added.	BIN 16-bit

Functions

Calculating totals of 16-bit BIN data blocks

WSUM Calculation of totals

The WSUM instruction calculates the total of 16-bit data blocks in the device specified by s. The number of data blocks to be summed up is specified by n. The result is stored in the device specified by d.



Operation Errors


In the following cases an operation error occurs and the error flag is set:

 The range specified by n in the device specified by s exceeds the relevant storage device range (error code 4101).

Program Example

WSUMP

With leading edge from X1C, the following program adds BIN 16-bit data blocks in D10 through D14 and stores the result in D100 and D101.



7.5.14 DWSUM, DWSUMP


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	•


Devices MELSEC Q

				ı	Usable Devi	ices					
		Devices n, User)	File		CNET/10 J_N_	Special Function	Function Register Constant Other		Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)			
s		•	•		_	_		1	1		
d	•	•	•							SM0	4
n	•	•	•	•	•	•	•	•	_		

GX IEC Developer



GX Developer




Set Data	Mooning	Data Type				
Set Data	Meaning	MELSEC	IEC			
s	First number of device storing data to be added.	BIN 32-bit	ANY32			
d	First number of device storing result.	BIN-64-Bit	Array [14] of ANY16			
n	Number of data blocks to be added.	BIN 16-bit	ANY16			

Functions

Calculating totals of 32-bit BIN data blocks

DWSUM Calculation of totals

The DWSUM instruction calculates the total of 32-bit data blocks in the device specified by s. The number of data blocks to be summed up is specified by n. The result is stored in array[1] through array[4] in the device specified by d.



Operation Errors


In the following cases an operation error occurs and the error flag is set:

 The range specified by n in the device specified by s exceeds the relevant storage device range (error code 4101).

Program Example

DWSUMP

With leading edge from X20, the following program adds 32-bit BIN data blocks in D100 through D107 and stores the result in D10 through D13.



NOTE

This program will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

7.6 Structured program instructions

Structured program instructions call programs and parts of programs or switch over between them. In addition, instructions for index qualification and program repetitions (loops) are supplied.

The following table gives an overview of all instructions:

Function	MELSEC Instruction in MELSEC Editor	MELSEC Instruction in IEC Editor
	FOR	FOR_M
Denotition instructions	NEXT	NEXT_M
Repetition instructions	BREAK	BREAK_MD
	BREAKP	BREAK_P_MD
	CALL	CALL_M
	CALLP	CALLP_M
Subroutine program calls	RET	RET_M
	FCALL	FCALL_MD
	FCALLP	FCALL_P_MD
	ECALL	ECALL_M
Subroutine calls between	ECALLP	ECALLP_M
program files (only possible with GX Developer)	EFCALL	EFCALL_M
	EFCALLP	EFCALLP_M
Main/subprogram switching	CHG	CHG_M
Microcomputor program cell	SUB	SUB_M
Microcomputer program call	SUBP	SUBP_M
Index qualification of entire ladders	IX	IX_MD
Index qualification of entire ladders	IXEND	IXEND_MD
Designation of qualification values in	IXDEV	IXDEV_M
Designation of qualification values in index qualification of entire ladders	IXSET	IXSET_M

7.6.1 FOR, NEXT

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•	•	•

Devices MELSEC A

										Us	able	e De	vice	s								ation	steps		Carry	Error
			Bit	Devi	ices				1	Nord	l De	vice	s (10	6-bit)		Con	stant	Poi	nter	Level	ië i	5	qex	Flag	Flag
	х	Y	M	L	s	В	F	Т	С	D	w	R	AO	A 1	Z	V	K	H (16#)	Р	I	N	Digit des	Number	Jul	M9012	M9010 M9011
n								•	•	•	•	•	•	•	•	•	•	•					3/1 • 1			•


¹ The FOR instruction requires three steps, the NEXT instruction requires one step. Refer to section "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.

Devices MELSEC Q


				·	Usable Dev	ices					
	Internal (Systen	Other	Error Flag	Number of steps							
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)			
n									_	SM0	2/1 • 1

¹ The FOR instruction requires two steps, the NEXT instruction requires one step.

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type
n	Number of repetitions of the FOR/NEXT loops (from 1 to 32767).	BIN 16-bit

Functions FOR/NEXT loop instruction

FOR/NEXT Loop instruction


The FOR/NEXT loop repeats single program sequences without setting an input condition. The program sequence located between the FOR and the NEXT command is repeated for n times.

After executing the FOR/NEXT loop for n times, the next program step following the NEXT command is executed.

The variable n can be specified from 1 to 32767. If n is less than or equal to 0, it is processed as 1. Thus, the FOR/NEXT loop will be executed at least once.

If a program sequence between the FOR/NEXT loop is not intended to be executed, it can be skipped by a jump instruction (CJ or SCJ).

In total, up to 16 levels (A series = 5 levels) of FOR/NEXT loops can be nested up. The following diagram illustrates the principle of nesting:



Operation Errors

In the following cases an operation error occurs and the error flag is set:

- The END/FEND instruction is executed after a FOR instruction and before the NEXT instruction. (Q series and System Q = error code 4200).
- The NEXT instruction is executed before the FOR instruction (Q series and System Q = error code 4201).
- The number of FOR instructions does not match the number of NEXT instructions.
- A JMP instruction with a jump destination outside the FOR/NEXT loop is executed within a FOR/NEXT loop.
- A STOP instruction is programmed within a FOR/NEXT loop (Q series and System Q = error code 4200).
- The maximum number of nesting levels is exceeded (Q series and System Q = error code 4202).

NOTE


For Q series and System Q only:

In order to terminate the execution of a FOR/NEXT loop before it is finished, a BREAK instruction must be programmed.

Apply the EGP/EGF instruction, to connect a switch condition to the FOR/NEXT instruction.

Program Example

The following program processes the program sequence between FOR and NEXT for four times, if X8 is not set. The FOR/NEXT loop is skipped, if X8 is set.



7.6.2 BREAK, BREAKP

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
		● ¹	● ¹	•	•

¹ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.


Devices MELSEC Q

					Usable Devi	ices					
		Devices n, User)	File		CNET/10 J_N_	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)	Р		
d	•	•	•	•	•	•	•	1	1	SM0	3
p	•	•	•	•	•	•	•	_	•	SIVIO	3

GX IEC Developer



GX Developer




Set Data	Meaning	Data Type
d	Device storing the remaining number of FOR/NEXT loops.	BIN 16-bit
р	Destination address (Pointer/Label) to be jumped to after executing the BREAK instruction.	Pointer/label

Functions

Terminating a FOR/NEXT loop

BREAK Terminating the FOR/NEXT execution

The BREAK instruction terminates a FOR/NEXT loop execution and jumps to the pointer/label specified by p.



The number of remaining FOR/NEXT loops to be executed is stored in the device specified by d.

The BREAK instruction can only be applied during the execution of a FOR/NEXT loop.

The BREAK instruction can only be applied to one nesting level. For several nesting levels the appropriate number of BREAK instructions must be executed.

Operation Errors


In the following cases an operation error occurs and the error flag is set:

- The BREAK instruction was executed without a FOR/NEXT loop (Q series and System Q = error code 4203).
- There is no subroutine program stored at the specified pointer/label (Q series and System Q = error code 4210).

Program Example

BREAKP

The following program terminates the execution in the 30th FOR/NEXT loop and jumps to the program part specified with label_0. The number of remaining FOR/NEXT loops (70) is stored in D1.



7.6.3 CALL, CALLP

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•	•	•

Devices MELSEC A


	Usable Devices																ıtion	steps		Carry	Error					
	Bit Devices Word Devices (16-bit)											Con	stant	Poi	nter	Level	designation	of	dex	Flag	Error Flag					
	х	Υ	M	L	s	В	F	Т	С	D	W	R	AO	A1	Z	V	K	H (16#)	P	I	N	Digit de:	Number	드	M9012	M9010 M9011
p																			•				³ ₁			•

¹ Refer to section "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.

Devices MELSEC Q

					ī	Jsable Dev	ices					
			Internal Devices (System, User) File MELSECNET/10 Special Function Module Function Module									
		Bit	Word	negister	Bit	Word	U□\G□	Žn				
I	p	p								_	SM0	2

GX IEC Developer



GX Developer



Variables

Set Data	Meaning	Data Type
pn	Address number (pointer/label) of subroutine program.	Pointer/label

NOTE


The CALL instruction should not be used with the IEC editor because the subroutine structur is generated bx the GX IEC Developer.

Functions Ca

Calling a subroutine program

CALL Subroutine program call

The CALL instruction calls a subroutine program specified by a pointer Pxx in the GX Developer or by a label in the GX IEC Developer, respectively. The pointer (label) addresses of the A series range from P(label)0 to P(label)255. The pointer (label) addresses of the Q series and System Q range from P(label)0 to P(label)4095. Refer to the notes on programming pointer (label) addresses for the jump instructions (CJ, SCJ, JMP).



¹ Main routine program

The CALL instruction calls a subroutine program specified by pointer (label) addresses. In total, up to 5 subprogram nesting levels for the A series and 16 subprogram nesting levels for the Q series can be addressed.

Devices that were set during the execution of a subroutine program remain set, even if the routine is not executed any longer. In order to reset these devices the FCALL instruction has to be applied.

Operation Errors

In the following cases an operation error occurs and the error flag is set:


- After execution of a CALL instruction an END, FEND, GOEND, or STOP instruction is executed, without a prior RET instruction (Q series and System Q = error code 4211).
- A RET instruction is executed before a CALL instruction (Q series and System Q = error code 4212).
- More than 5 nesting levels (A series) or 16 nesting levels (Q series) are executed (Q series and System Q = error code 4210).
- There is no subroutine program stored at the specified pointer/label (Q series and System Q = error code 4210).
- A CALL instruction specifies a pointer (label) address beyond of P(label)255 (A series).
- The sub routine is exited via a JMP instruction before executing a RET instruction (A series).

² Subroutine program

Program Example

CALL

While X20 is set, the following program executes the subroutine program at pointer/label P_0.



NOTE

In MELSEC-mode, the FEND, END, and RET instructions have to be programmed by the user. After the program organization unit has been processed no further one will be executed because it would follow the FEND instruction.

Alternatively to this programming, the IEC editor can be used. In that case the FEND instruction would be set by the compiler of the GX IEC Developer automatically.

7.6.4 RET

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•	•	•

Devices MELSEC A


Usable Devices															ıtion	steps		Carry	Error						
Bit Devices Word Devices (16-bit)											Constant Pointer Lev					designation	of	lex	Flag	Error Flag					
X Y M L S B F T C D W R A0 A1 Z V									K	H (16#)	Р	ı	N	Digit des	Number	pul	M9012	M9010 M9011							
																						1 •1			•

¹ Refer to section "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.


Devices MELSEC Q

			ι	Jsable Dev	ices					
Internal (Systen	Other	Error Flag	Number of steps							
Bit	Word	Register	Bit	Word	Module U□\G□	Register Zn				
								_	SM0	1

GX IEC Developer




GX Developer



Set Data	Meaning	Data Type
_	_	

RET Return to main program

The RET instruction marks the end of a subroutine program. The program jumps back to the program step, that is specified after the CALL, FCALL, ECALL, or EFCALL instruction.



¹ Main routine program

NOTE

Between a RET instruction in the subroutine program and the END instruction in the main routine program, a NOP instruction has to be programmed, because otherwise the CPU will not process the program properly (A series only).

In the MELSEC-mode the FEND, END, and RET instructions have to be programmed by the user. After the program organization unit has been processed no further one will be executed because it would follow the FEND instruction.

Alternatively to this programming, the IEC editor can be used. In that case the FEND instruction would be set by the compiler of the GX IEC Developer automatically.

Operation Errors

In the following cases an operation error occurs and the error flag is set:

- After execution of a CALL instruction an END, FEND, GOEND, or STOP instruction is executed, without a prior RET instruction (Q series and System Q = error code 4211).
- A RET instruction is executed before a CALL instruction (Q series and System Q = error code 4212).

² Subroutine program

7.6.5 FCALL, FCALLP

CPU


AnS	AnN	AnA (S)	AnU	QnA(S), Q4AR	System Q	
		● ¹	● ¹	•	•	

¹ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.

Devices MELSEC Q

	Usable Devices										
			File		CNET/10 J_N_	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn				
p	_	•	•		_	_	_	1		SM0	2


GX IEC Developer



NOTE

These instructions are not available in GX IEC Developer.

GX Developer




Set Data	Meaning	Data Type
pn	Address number (pointer/label) of subroutine program.	Pointer/label

Functions Resetting outputs in subroutine programs

FCALL Resetting outputs (in conjunction with CALL instruction)

On resetting the execution condition for the FCALL instruction, the contacts and coils in the subroutine program specified in p (pointer/label) are treated as if the execution condition of the according instruction was not set.



¹ Main routine program

The condition of coils and contacts after execution of the FCALL instruction or the respective condition of coils and contacts with the according execution condition not set is listed below:

Instruction	Condition of contacts and coils			
OUT instruction	All contacts and coils, designated by the OUT instruction are reset.			
SET instruction				
RST instruction	All contacts and coils,			
SFT instruction	designated by these instructions			
Basic instructions	remain their condition.			
Application instructions	1			
PLS instruction	All contacts and coils,			
Instructions generating an output pulse	designated by these instructions adopt a condition as if the execution conditions of the instructions were not set.			
Setting values of low- and high-speed timers	The setting values are reset to 0.			
Setting values of retentive timers	The cetting values remain set			
Setting values of counters	The setting values remain set.			


The FCALL instruction is used in conjunction with a CALL instruction.

² Subroutine program

The following diagrams show a program, applying the CALL and FCALL instructions. The diagrams on the right show the signal condition of several contacts designated by several several instructions. The diagram on the top right shows the contact conditions without applying an FCALL instruction. The diagram on the bottom right shows the contact conditions applying an FCALL instruction.

If only the CALL instruction is applied, the conditions of contacts and coils designated in a subroutine program are remained after resetting the execution condition of the CALL instruction (see diagram on top right).

If the FCALL instruction is applied, the conditions of contacts and coils designated in a subroutine program are reset after resetting the execution condition of the FCALL instruction (see diagram on bottom right). The same applies to coils and contacts designated by an OUT or PLS instruction, or by a pulse generating instruction.



¹ Forced OFF by FCALL instruction

The FCALL instruction calls a subroutine program specified via the pointer address (label). In total up to 16 nesting levels can be programmed.

Operation Errors


In the following cases an operation error occurs and the error flag is set:

- After execution of an FCALL instruction an END, FEND, GOEND, or STOP instruction is executed, without a prior RET instruction (Q series and System Q = error code 4211).
- A RET instruction is executed before an FCALL instruction (Q series and System Q = error code 4212).
- More than 16 nesting levels are executed (Q series and System Q = error code 4213).
- There is no subroutine program stored at the specified pointer/label (Q series and System Q = error code 4210).

Program Example

FCALL

While X20 is set, the following program executes the subroutine program at pointer address (label) P_0. If X20 is reset, the FCALL instruction resets the output Y11 as well (1).



7.6.6 ECALL, ECALLP

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	● ¹


¹ Not available for Q00JCPU, Q00CPU and Q01CPU

Devices MELSEC Q

	Usable Devices										
	Internal Devices (System, User)		File Register		CNET/10 J_N_	Special Function Module	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	neyister	Bit	Word	U□\G□	Žn				
р		_	_	_	_	_	_		•		
s 1	● ¹	•	•	•	•	•	•	•	_		3
s2	● ¹	•	•	•	•	•	•	•	_	SM0	
s3	● ¹	•	•	•	•	•	•	•	_	SIVIU	
s4	● ¹	•	•	•	•	•	•	•	_	-	
s 5	●1	•	•	•	•	•	•	•	_		

¹ Annunciators (F) cannot be used


GX IEC Developer



NOTE

These instructions are not available in GX IEC Developer.

GX Developer




Set Data	Meaning	Data Type
File name	Name of progarm file containing the subroutine program.	Character string
pn	Address number (pointer/label) of subroutine program.	Pointer/label
s1 to s5		Bit BIN16-bit BIN 32-bit

Functions Calling a subroutine program in a program file

ECALL Subroutine program call

The ECALL instruction calls a subroutine program specified by pointer address (label) in a program file specified by a file name. The pointer address (label) ranges from P(label)0 to P(label)4095. Refer to the notes on programming pointer (label) addresses for the jump instructions (CJ, SCJ, JMP).



¹ Main routine program (file name: MAIN)

Only files stored in internal memory (drive 0) can be specified by the file name.

When calling program files no file extension is required.

The ECALL instruction calls a subroutine program specified via the pointer address (label). In total up to 16 nesting levels can be programmed. However, this 16 levels is the total number of levels in the CALL, FCALL, ECALL, and EFCALL instructions.

Devices that were set during the execution of a subroutine program remain set, even if the routine is not executed any longer. In order to reset these devices the EFCALL instruction has to be applied.

When function devices (FX, FY, FD) are used by a sub-routine program, specify a device with s1 through s5 corresponding to the function device. Prior to execution of the sub-routine program, bit data is transmitted to FX, and word data is transmitted to FD. After the execution of the sub-routine program, the contents of FY and FD are transmitted to the corresponding device.

The amount of data which can be moved to a function register FD depends on the devices specified in s1 through s5: Up to 2 words of constants, Index registers or digit designated bit devices or up to 4 words of word devices can be stored. For example, if the device D0 is designated in s2, the registers D0, D1, D2 and D3 will be stored in FD1.

The number of function devices used by sub-routine programs must be identical to the number of devices handed over by the ECALL instruction in s1 through s5.

The function devices must be identical to the types of devices handed over by the ECALL instruction.

The devices specified in s1 through s5 must not overlap.

² Subroutine program (file name: ABC)

Operation Errors


In the following cases an operation error occurs and the error flag is set:

- After execution of an ECALL instruction an END, FEND, GOEND, or STOP instruction is executed, without a prior RET instruction (error code 4211).
- A RET instruction is executed before an ECALL instruction (error code 4212).
- More than 16 nesting levels are executed (error code 4213).
- A function device (FX, FY, or FD) is specified in s1 to s5 (error code 4101)
- There is no subroutine program stored at the specified pointer/label (error code 4210).
- The specified program file does not exist (error code 4210).
- The specified program file cannot be executed (error code 2411).

Program Example

ECALL

While X20 is set, the following program executes the subroutine program at pointer/label P_0 in the program file "ABC".



7.6.7 EFCALL, EFCALLP

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	● ¹


¹ Not available for Q00JCPU, Q00CPU and Q01CPU

Devices MELSEC Q

	Usable Devices										
	Internal Devices (System, User)		File Register	Direct J□\□		Direct J Function Bogister Constant Other	Function IIIUCX	Index Register Constant	Other	Error Flag	Number of steps
	Bit	Word	negisiei	Bit	Word	U□\G□	Žn				
р			_	_		_	_	1	•		
s 1	● ¹	•	•	•	•	•	•	•	ı	SM0	3
s2	● ¹	•	•	•	•	•	•	•	ı		
s3	● ¹	•	•	•	•	•	•	•	ı	SIVIU	
s4	● ¹	•	•	•	•	•	•	•	_		
s 5	● ¹	•	•	•	•	•	•	•	-		

¹ Annunciators (F) cannot be used

GX IEC Developer



NOTE

These instructions are not available in GX IEC Developer.

GX Developer



Set Data	Meaning	Data Type
file name	Name of program file containing the subroutine program.	Character string
pn	Address number (pointer/label) of subroutine program.	Pointer/label
s1 to s5	Device number that passes to subroutine	Bit BIN16-bit BIN 32-bit

Functions Resetting outputs in subroutine programs in program files EFCALL Resetting outputs (in conjunction with ECALL)

On resetting the execution condition for the EFCALL instruction, the contacts and coils in the subroutine program specified in p (pointer/label) are treated as if the execution condition of the according instruction was not set.


The EFCALL instruction executes subroutine programs, that are located within a different program file from that one calling them.

The condition of coils and contacts after execution of the EFCALL instruction or the respective condition of coils and contacts with the according execution condition not set is listed below:

Instruction	Condition of contacts and coils		
OUT instruction	All contacts and coils, designated by the OUT instruction are reset.		
SET instruction			
RST instruction	All contacts and coils,		
SFT instruction	designated by these instructions		
Basic instructions	remain their condition.		
Application instructions			
PLS instruction	All contacts and coils,		
Instructions generating an output pulse	designated by these instructions adopt a condition as if the execution conditions of the instructions were not set.		
Setting values of low- and high-speed timers	The setting values are reset to 0.		
Setting values of retentive timers	The cetting values remain set		
Setting values of counters	The setting values remain set.		

The EFCALL instruction is used in conjunction with a CALL instruction.

The following diagrams show a program applying the ECALL and EFCALL instructions.



The EFCALL instruction calls a subroutine program specified via the pointer address (label). In total up to 16 nesting levels can be programmed. However, this 16 levels is the total number of levels in the CALL, FCALL, ECALL, and EFCALL instructions.

Devices that were set during the execution of a subroutine program remain set, even if the routine is not executed any longer. In order to reset these devices the EFCALL instruction has to be applied.

When function devices (FX, FY, FD) are used by a sub-routine program, specify a device with s1 through s5 corresponding to the function device. Prior to execution of the sub-routine program, bit data is transmitted to FX, and word data is transmitted to FD. After the execution of the sub-routine, the contents of FY and FD are transmitted to the corresponding device.

The amount of data which can be moved to a function register FD depends on the devices specified in s1 through s5: Up to 2 words of constants, Index registers or digit designated bit devices or up to 4 words of word devices can be stored. For example, if the device D0 is designated in s2, the registers D0, D1, D2 and D3 will be stored in FD1.

The number of function devices used by sub-routine programs must be identical to the number of devices handed over by the ECALL instruction in s1 through s5.

The function devices must be identical to the types of devices handed over by the ECALL instruction.

The devices specified in s1 through s5 must not overlap.

Operation Errors


In the following cases an operation error occurs and the error flag is set:

- After execution of an EFCALL instruction an END, FEND, GOEND, or STOP instruction is executed, without a prior RET instruction (error code 4211).
- A RET instruction is executed before an EFCALL instruction (error code 4212).
- More than 16 nesting levels are executed (error code 4213).
- There is no subroutine program stored at the specified pointer/label (error code 4210).
- A function device (FX, FY, or FD) is specified in s1 to s5 (error code 4101)
- The specified program file does not exist (error code 4210).
- The specified program file cannot be executed (error code 2411).

Program Example

EFCALL

While X20 is set, the following program executes the subroutine program at pointer address (label) P_0 in the program file "ABC". If X20 is reset, the EFCALL instruction resets the output Y11 as well (1).



7.6.8 CHG

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q	
	● ¹	● ²	●3			

¹ A3N CPUs only

Devices MELSEC A

	Usable Devices													ition	steps		Carry	Error								
Bit Devices							Word Devices (16-bit)							Constant F		Pointer		Level	ği þ		qex	Flag	Flag			
)	()	Υ	M	L	s	В	F	T	С	D	w	R	AO	A1	Z	٧	K	H (16#)	P	I	N	Digit de	Number)U	M9012	M9010 M9011
																							1			

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type
_	_	_

² A3A CPUs only


³ A3U CPUs only

Functions Switching between MAIN and SUB program

CHG Switch instruction

With the input condition set, the CHG instruction enables switching between MAIN and SUB programs. Switching is performed after processing timers, counters, and self diagnostics.

Refer to chapter 7.6.9 of this manual for functions and application of the SUB program parts.



¹ Timer, counter processing, self diagnostics

² Sequence program

Switching between MAIN and SUB program part


CHG Using an A3□CPU

With an A3 CPU the CHG instruction is only executed with leading edge from the input condition. The operation result of the input condition depends on the status of the internal relay M9050. The function of the CHG instruction therefore changes depending on the status of M9050.

An A3 NCPU does not support the internal relay M9050. It processes data as if M9050 was set.

The following upper diagram shows a programmed CHG instruction. This program part is located prior to an END or FEND instruction within a MAIN or SUB program.

The bottom diagrams show the corresponding signal conditions. The signal conditions on the bottom left correspond to the internal relay M9050 not set. The signal conditions on the bottom right correspond to M9050 set. The following table shows processing depending on the operation status of X0.



The execution of the CHG instruction in the MAIN sequence is indicated 13, the MAIN sequence is indicated 14, the subsequence is indicated 15, and the execution of the CHG instruction is indicated 16.

Status of X0	Status of M9050									
Status of Au	OFF	ON								
0	No switching between MAIN and SUB sequence programs (4, 5, 11).	No switching between MAIN and SUB sequence programs (4, 5, 11).								
1	The CHG instruction is executed every scan and switches between MAIN and SUB sequence programs (2, 3, 7, 8, 9, 10).	The MAIN sequence program is only switched to the SUB sequence program, then back to the MAIN sequence program on the first leading edge from X0 (2).								
0 → 1	Switching between MAIN and SUB sequence programs (1, 6, 12).	Switching between MAIN and SUB sequence programs (1, 6, 12).								

After execution of the CHG instruction END processing is performed for the current program. Processing starts from step 0 of the other program. The GX IEC Developer automatically switches over at the end of the MAIN or SUB sequence.

CHG instruction in conjunction with a PLS instruction


CHG Using an A3□CPU

With an A3 CPU the functions of the PLS instruction depends on the status of the internal relay M9050.

An A3 NCPU does not support the internal relay M9050. It processes data as if M9050 was set.

The following upper diagram shows a programmed PLS instruction. This program part is located at the beginning (step 0) of the MAIN or SUB sequence.

The bottom diagrams show the corresponding signal conditions. The signal conditions on the bottom left correspond to the internal relay M9050 not set. The signal conditions on the bottom right correspond to M9050 set. The following table shows processing depending on the operation status of X0.



Processing of the MAIN sequence is indicated 1, processing of the SUB sequence is indicated 2, and one program scan is indicated 3.

Status of X0	Status of M9050								
Status of Au	OFF	ON							
0	M0 is not set.	M0 is not set.							
1	M0 is only set during the first scan after switching by the CHG instruction.	M0 is only set during the first scan of the SUB sequence program selected by the CHG instruction executed after X0 is switched ON.							
0 → 1	M0 is only set during one scan.	M0 is only set during one scan.							


CHG instruction in conjunction with a pulsed instruction (xP) CHG Using an A3□CPU

With an A3 CPU the function of a pulsed instruction (xP) depends on the status of the internal relay M9050.

An A3 NCPU does not support the internal relay M9050. It processes data as if M9050 was set.

The following upper diagram shows a programmed pulsed instruction. This program part is located at the beginning (step 0) of the MAIN or SUB sequence.

The bottom diagrams show the corresponding signal conditions. The signal conditions on the bottom left correspond to the internal relay M9050 not set. The signal conditions on the bottom right correspond to M9050 set. The following table shows processing depending on the operation status of X0.



Processing of the MAIN sequence is indicated 1, processing of the SUB sequence is indicated 2, and one program scan is indicated 3.

Staus of X0	Status o	of M9050
Staus Of AU	OFF	ON
0	The MOVP instruction is not executed.	The MOVP instruction is not executed.
1	The MOVP instruction is only executed during the first scan after switching by the CHG instruction.	The MOVP is only executed during the first scan of the SUB sequence program selected by the CHG instruction executed after X0 is switched ON.
0 → 1	The MOVP instruction is executed once.	The MOVP instruction is executed once.

CHG instruction and counting of counters


CHG Using an A3□CPU

With an A3 CPU the function of counters depends on the status of the internal relay M9050, provided that all other input conditions remain set.

An A3 NCPU does not support the internal relay M9050. It processes data as if M9050 was set.

The following upper diagram shows a programmed counter instruction. This program part is located at the beginning (step 0) of the MAIN or SUB sequence.

The bottom diagrams show the corresponding signal conditions. The signal conditions on the bottom left correspond to the internal relay M9050 not set. The signal conditions on the bottom right correspond to M9050 set. The following table shows processing depending on the operation status of X0.



Processing of the MAIN sequence is indicated 1, processing of the SUB sequence is indicated 2, the contact of C0 is indicated 3, the current value of C0 is indicated 4, and one program scan is indicated 5.

Status of X0	Status of M9050								
Status of Au	OFF	ON							
0	The current value of the counter is not changed.	The current value of the counter is not changed.							
1	The current value of the counter is incremented by 1, after END (FEND, CHG) is executed during the first scan of the program selected by the CHG instruction.	The current value of the counter is incremented by 1, after END (FEND, CHG) is executed during the first scan of the program selected by the CHG instruction executed after X0 is switched ON.							
0 → 1	The current value of the counter is incremented by 1, after END (FEND, CHG) is executed.	The current value of the counter is incremented by 1, after END (FEND, CHG) is executed.							

CHG instruction and timing of timers

All CPUs capable of processing the CHG instruction supply two different storage areas for timer setting values. One for the MAIN sequence and one for the SUB sequence. Hence, timers are only processed due to the currently processed storage area (MAIN/SUB).

The setting values of timers currently not in use are reset to 0 in the according storage area. A setting value of 0 corresponds to an infinite value, so the timer will never expire.


If after starting a timer the storage area is switched from MAIN/SUB via the CHG instruction, the timer is not processed in the program part being switched over. This is because the timer was programmed in the suspended program and its timer setting is regarded as 0 in the current program being switched to. After switching back to the suspended program the timer processing is continued. The timer expires if the current value is greater than the setting value or less than 0. When the timer has expired, the timer contact is switched ON.

CHG instruction and processing of OUT instructions

All CPUs capable of processing the CHG instruction switch the output contacts depending on the currently processed program part.

The output contacts retain their status after switching from the current to a different program part (MAIN/SUB area). Their status even remains unchanged, if the input conditions change.

The following upper diagram shows a programmed OUT instruction. This program part is located in the MAIN storage area. The output Y70 is not used in the SUB storage area.



The bottom diagram shows the signal conditions. Processing of the MAIN area is indicated 1, processing of the SUB area is indicated 2.


While processing the MAIN area, the output Y70 is switched ON/OFF depending on the input condition of X0. While processing the SUB area, the status of Y70 even remains unchanged if the input condition changes.

CHG (A3□CPU)

For accurate operation of the CHG instruction the operation result of one program scan must be compared to the previous scan. For this reason, the internal relay M9050 must be set prior to the CHG instruction in order to load the operation result of the previous scan from the buffer memory into the main memory.

Since the CHG instruction is only executed by an A3 \square CPU with set input condition, programs must be written according to the following structure. The program on the left is located in the MAIN storage area, the program on the right is located in the SUB storage area.

The internal relay M9036 is always set.




NOTE

When modifying a SUB program during MAIN program run or vice versa, the internal relays M9051, M9056, and M9057 must be used to disable the CHG instruction so that the CHG instruction cannot switch the currently running program to the program currently being corrected.

Thus, during an online change in the SUB area the MAIN area is not processed. With GX IEC Developer and GX Developer accurate programming is achieved automatically.

CHG (A3N CPU)

Since the CHG instruction is only executed by an A3N CPU with set input condition, programs must be written according to the following structure. The program on the left is located in the MAIN storage area, the program on the right is located in the SUB storage area.



Program Example 3

CHG (A3H CPU)

Programs must be written according to the following structure. The program on the left is located in the MAIN storage area, the program on the right is located in the SUB storage area.

7.6.9 SUB, SUBP


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•				

Devices MELSEC A

		Usable Devices										ıtion			Carry	Error										
			Bit	Devi	ices				1	Word	l De	vice	s (10	6-bit)		Con	stant	Poi	nter	Level	signa	oţ	lex	Flag	Flag
	Х	Y	M	L	s	В	F	T	С	D	w	R	AO	A1	Z	V	K	H (16#)	Р	I	N	Digit des	Number	pul	M9012	M9010 M9011
n								•	•	•	•	•	•	•	•	•	•	•					3	•		•

GX IEC Developer



GX Developer

```
[SUB n]
```

Set Data	Meaning	Data Type
n	Address of microcomputer program to be called.	Address

Functions Microcomputer program call


SUB Calling a microcomputer program

The SUB/SUBP instruction calls a microcomputer program created by a user.

If the input condition is set, the SUB instruction calls the microcomputer program located at the address "n".


After execution of the microcomputer program the sequence program is processed from the program step on following the SUB/SUBP instruction.

The SUB/SUBP instruction may be programmed in the sequence program of the MAIN and SUB areas.



¹ Parameter

Within one microcomputer program area several programs may be created.



¹ Microcomputer program

² Setting value of timer and counter

³ Microcomputer program

⁴ Sequence program area

⁵ Microcomputer program area

⁶ MAIN or SUB storage area

NOTE

Among the dedicated instructions for AnA, AnAS, and AnU CPUs the SUB instruction determines a 16-bit constant in the instruction block.

Refer to chapter 10 of this manual for further details on microcomputer programs.

Operation Errors

In the following cases an operation error occurs and the error flag is set:

- The maximum capacity of the microcomputer program is exceeded.
- The address specified by n exceeds the relevant device range.

NOTE

The processing time of a microcomputer program called by one SUB(P) instruction must not exceed 5ms. If it exceeded 5ms, it would conflict with the sequence program and the PLC would not run accurately.

If a microcomputer program is to be executed that needs more than 5ms processing time, it has to be split into several blocks that are called consecutively. This method can shorten the processing time of a microcomputer program called by one SUB instruction.

7.6.10 IX, IXEND

CPU

AnS	AnN	AnA, AnAS	AnU	QnA(S), Q4AR	System Q
		● ¹	● ¹	•	•


¹ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.

Devices MELSEC Q


		Usable Devices										
	Internal (Systen	Devices 1, User)	File Direct J□N□		Special Function Module	Index Register	Constant K, H (16#)	Other	Error Flag	Number of steps		
	Bit	Word	Register	Bit	Word	U_\G_	Zn	к, п (10#)				
s	_	•	•	_	_	_	_	_	_	SM0	2/1 • 1	

¹ The IX instruction requires two steps; the IXEND instruction requires one step.

GX IEC Developer



GX Developer




Set Data	Meaning	Data Type
S	First number of device storing data for index qualification.	BIN 16-bit

Functions Index qualification of entire program parts

IX, IXEND Index qualification instruction

The instructions IX and IXEND are supported only in MELSEC mode in the GX IEC Developer. The IX and IXEND instructions perform index qualification on those devices in the program part located between the IX and IXEND instructions.

On index qualification, decimal values from an index table (s) are added to the device numbers. This new address in hexadecimal format becomes the valid address for further processing. Each device specified in s is assigned a specific type of device, on which the addition is applied. The following diagrams illustrate index qualification:



The value in D100 (8) is added to the timer address TS495. The new address is TS49D.

The value in D101 (5) is added to the counter address CS270. The new address is CS275.

The value in D102 (2) is added to the addresses of the inputs X1 and X19. The new addresses are X3 and X1B.

The value in D103 (10) is added to the addresses of the outputs Y24 and Y40. The new addresses are Y2E and Y4A.

The value in D104 (16) is added to the addresses of the internal relays M6 and M62. The new addresses are M16 and M72.

The value in D106 (16) is added to the address of the link relay B20. The new address is B30.

The value in D108 (1) is added to the register address D0. The new address is D1.

PLS, PLF, and pulsed instructions that are executed once only on set input condition, cannot be addressed by index qualification via the IX/IXEND instruction

In cases where the new address, resulted from the addition exceeds the relevant address range, the instruction cannot be processed accurately.

If the IX and IXEND instructions are executed during a change between program sequences in the online mode (modifying in RUN mode) the instruction cannot be processed neither.

The values added to the addresses of word devices of which each bit can be accessed are stored as binary data. The initial addresses of the devices these values are specified for are stored in s.

In a program, between the IX and the IXEND instruction no index qualification can be performed.

When a program is expanded, the indexed addresses of devices in a program part located between the IX and the IXEND instruction are transformed to addresses using index registers (Zn). The assignment of indexed addresses to the corresponding index registers is shown below:


s	Device	Index Register	s	Device	Index Register
S	Qualification value of timer (T)	Z0	s+8	Qualification value of data register (D)	Z8
s+1	Qualification value of counter (C)	Z1	s+9	Qualification value of link register (W)	Z9
s+2	Qualification value of input (X)	Z2	s+10	Qualification value of file register (R)	Z10
s+3	Qualification value of output (Y)	Z3	s+11	Qualification value of buffer register I/O (U)	Z11
s+4	Qualification value of internal relay (M)	Z4	s+12	Qualification value of buffer register (G)	Z12
s+5	Qualification value of latch relay (L)	Z5	s+13	Qualification value of network numbers of link devices with direct access (J)	Z13
s+6	Qualification value of link relay (B)	Z6	s+14	Qualification value of file register (ZR)	Z14
s+7	Qualification value of edge relay (V)	Z 7	s+15	Qualification value of pointer (label)	Z15

The Index Registers Z10 to Z15 are not available for the Q00JCPU, Q00CPU, and Q01CPU.

Depending on the programming software used the user has to add the index registers in the sequence program between the IX and the IXEND instructions manually.

Example

GX Developer



The index registers used between the IX and the IXEND instructions (Z0 to Z15) do not affect the index registers used by other instructions elsewhere in the program.

NOTE

For index qualification program parts, peripheral devices must be started up in general purpose mode and program expansion must be performed (Q-series only).

If peripheral devices are started up by a Q2A, Q2A-S1, Q3A or Q4A CPU and index qualification program parts are created by the IX and IXEND instruction accurate processing is not possible.

When using the IX and IXEND instructions in both a normal sequence program and an interrupt sequence program, establish an interlock to avoid simultaneous execution. Disable interrupts between the IX and the IXEND instructions.


Operation Errors

In the following cases an operation error occurs and the error flag is set:

- The IX and IXEND instructions are not programmed in conjunction (error code 4231).
- After execution of the IX instruction an END, FEND, GOEND or STOP instruction is executed before the IXEND instruction is executed (error code 4231).

IX, IXEND

The following program processes the program loop between IX and IXEND for 10 times. With each loop the device numbers programmed within the loop are increased by 1. The table below shows the registers containing the values of the corresponding devices to be added. In addition the changes in the device numbers for the 1st, 2nd, and 10th loop are shown.



D	Device		Device number change / loop							
	Device	1.	2.	3.	10.					
D100	Qualification value of timer (T)	Т3	T4	T5	TC					
D101	Qualification value of counter (C)	C4	C5	C6	CD					
D102	Qualification value of input (X)	X10	X11	X12	X19					
D103	Qualification value of output (Y)	Y30	Y31	Y32	Y39					
D104	Qualification value of internal relay (M)	MO	M1	M2	М9					
D106	Qualification value of link relay (B)	В0	B1	B2	В9					
		D0	D1	D2	D9					
D108	Qualification values of data registers (D)	D10	D11	D12	D19					
	, , , ,	D40	D41	D42	D49					

7.6.11 IXDEV, IXSET

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	•

Devices MELSEC Q

	Usable Devices										
		Internal Devices (System, User) File			MELSECNET/10 Direct J□\□		Index Register	Constant	Other	Error Flag	oer of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)	Р		Number
p	_	_	_	_	_	_	_	_	•	SM0	1/3
d	_	•	•	_	_	_		_	_	SIVIU	● ¹

 $^{^{\}rm 1}$ The IXDEV instruction requires one step; the IXSET instruction requires three steps.

GX IEC Developer



GX Developer

```
[IXDEV ]
```

Set Data	Meaning	Data Type
р	First number of device (pointer/label only) storing data for index qualification.	Pointer/label
d	First number of device storing indexed addresses of devices.	BIN 16-bit

Functions Storing indexed device numbers in an index qualification table

IXDEV/IXSET Instruction for writing to an index table

The instructions IXDEV and IXSET are supported in the GX Developer or in MELSEC mode in the GX IEC Developer only.

The IXDEV and IXSET instructions read the addresses of the devices in the offset designation area and write these offset numbers to an index table in the device designated by d.

Refer to the instructions IX and IXEND for the assignment of device types to their corresponding registers.

If a device type is not assigned in the offset designation the value 0 is stored in the index table.

The single bits of word devices are processed as dummy contact, i.e. only the address of a single bit can be read and written to the intex table. In order to address the dummy the corresponding bit is specified. Bit 0 (b0) in data register D0 is addressed D0.0. For bit designation in a 16-bit data word the hexadecimal values 0 through F are used.

He	eading in the offset values applies as follows:
•	Reading in the devices: $T\Box$, $C\Box$, $X\Box$, $Y\Box$, $M\Box$, $L\Box$, $V\Box$, $B\Box$ The offset value indicated \Box is read in and written to the corresponding registers.
•	Reading the devices: D \square .XX, W \square .XX, R \square .XX ¹ , U \square \G \square .XX ¹ , ZR \square .XX ¹ The offset value indicated \square is read in and written to the corresponding registers. The value indicated XX serves as variable for the bit designation.
	¹ Not possible for Q00JCPU, Q00CPU, and Q01CPU
•	Reading in the devices: $J \square / B \square^1$, $J \square / W \square^1$, $J \square / X \square^1$, $J \square / Y \square^1$. The offset value indicated \square is read in and written to the corresponding registers. If no offset value is to be written for the device following $J \square /$, this value is to be set to 0. ¹ Not possible for Q00JCPU, Q00CPU, and Q01CPU

 On programming the IXSET instruction the offset value of the device P□ is designated directly via address (pointer/label).

If in the offset designation area two identical device types are specified, the offset value of the latter device is valid.

The IXDEV and IXSET instructions have to be programmed in conjunction.

The offset value of the device ZR .XX may range from 0 to 32767. The offset value is the remainder of the quotient of the device number divided by 32767, and is written to the corresponding register.

For the dummy contacts in the offset designation area only LD and AND instructions are valid. All other instructions are ignored.


Operation **Errors**

In the following cases an operation error occurs and the error flag is set:

The IXDEV and IXSET instructions are not programmed in conjunction (error code 4231).

IXDEV, IXSET

The following program writes the addresses (offset values) of the dummy contacts in the offset designation area to the corresponding register. The offset value of the pointer/label is specified by the IXSET instruction. Refer to the instructions IX and IXEND for the assignment of device types to their corresponding registers.



7.7 Data table operation instructions

The operation instructions for data tables write and read data to and from a data table. Current data are written to the table and read out in a different order for further processing. In addition, these instructions enable deleting and inserting specific data blocks.

Function	MELSEC Instruction in MELSEC Editor	MELSEC Instruction in IEC Editor			
Write data to a data table	FIFW	FIFW_M			
write data to a data table	FIFWP	FIFWP_M			
Read data entered first	FIFR	FIFR_M			
from data table	FIFRP	FIFRP_M			
Read data entered last	FPOP	FPOP_M			
from data table	FPOPP	FPOPP_M			
Delete specified data blocks	FDEL	FDEL_M			
from data table	FDELP	FDELP_M			
Insert specified data blocks	FINS	FINS_M			
in data table	FINSP	FINSP_M			

7.7.1 FIFW, FIFWP

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•	•	•

Devices MELSEC A


								Usable Devices .										ıtion	eps		Carry	Error				
			Bit	Devi	ices				1	Nor	d De	vice	s (10	6-bit)	-	Con	stant	Poi	nter	Level	signatior	of steps	ndex	Flag	Flag
	х	Υ	M	L	s	В	F	Т	С	D	w	R	AO	A 1	Z	V	K	H (16#)	Р	ı	N	Digit de:	Number (Inc	M9012	M9010 M9011
s	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•				K1 ↓ K4	7			•
d								•	•	•	•	•														

¹ Refer to section "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.


Devices MELSEC Q

	Usable Devices													
		Devices n, User)	File		CNET/10 Junu	Special Function	Index Register	Constant	Other	Error Flag	oer of steps			
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	00	J		Number			
s	•	•	•	•	•	•	•	_	_	SM0	3			
d	_	•	•	_	_	_	_	_		SIVIU	3			

GX IEC Developer



GX Developer




Set Data	Meaning	Data Type
s	Data to be written to the data table or devices storing such data.	BIN 16-bit
d	First number of data table.	DIIN 10-DIL

Functions

Writing data to a data table

FIFW Instruction for data entry

The FIFW instruction writes data in a sequence specified by s to a data table. This table is specified by the address range in d and conducts data in the sequence of their entry. In the first address of the data range in d the total number of data records contained in the table is stored. Therefore, the value at this address is the position pointer for data to be recorded in the table. On each execution of the FIFW instruction this value is increased by 1. Thus, following data are recorded from the address d+1.



¹ Data table

Prior to the first FIFW instruction the contents of the device specified in d have to be cleared.

The number of data records to be recorded and the address range of the data table have to be controlled on programming by the user.

For management of several data records in different data tables an application program should be used.

Operation Errors

In the following case an operation error occurs and the error flag is set:


 The data table range of the FIFO table exceeds the relevant storage device range when executing the FIFW instruction (Q series and System Q = error code 4101)

² Position pointer

³ Data table range

FIFWP

The following program specifies the storage range of the data table via the data registers R0 through R5. The initial address of the storage range (R0) contains the position pointer, indicating the number of stored data records. With leading edge from X10, data in D0 are stored at the next available storage position of the data table (R5).




¹ Data table

² Position pointer

³ Data table range

FIFWP

The following program specifies the storage range of the data table via the data registers D38 through D44. The initial address of the storage range (D38) contains the position pointer, indicating the number of stored data records. With leading edge from X1B, data at the inputs X20 through X2F are stored at the next available storage position of the data table (D44). The data table specified here stores at maximum 6 data records. Therefore, Y60 is programmed as a limiter of the FIFW instruction. The output is set, if the contents of D38 are greater than or equal to 6.



¹ Data table

² Position pointer

³ Data table range

⁴ Highest available storage address

7.7.2 FIFR, FIFRP

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•	•	•

Devices MELSEC A


	Usable Devices														ıtion	of steps		Carry	Error							
		-	Bit	Dev	ices	-	_		١	Nor	l De	vice	s (16	3-bit)		Con	stant	Poi	nter	Level	signati	of St	ndex	Flag	Flag
	X	Υ	M	L	s	В	F	T	С	D	w	R	AO	A1	Z	V	K	H (16#)	P	-	N	Digit de	Number	oul	M9012	M9010 M9011
s		•	•	•	•	•	•	•	•	•	•	•	•	•	•							K1 ↓ K4	7	•		•
d								•	•	•	•	•)			

¹ Refer to section "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.


Devices MELSEC Q

	Usable Devices													
		Devices 1, User)	File		CNET/10 Junu	Special Function	Index Register	Constant	Other	Error Flag	oer of steps			
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	00	J		Number			
s	•	•	•	•	•	•	•			SM0	3			
d	_	•	•	_	_	_	_	_	_	SIVIU	3			

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type
s	First number of device storing read out data.	BIN 16-bit
d	First number of data table.	DIIN 10-DIL


Functions

Reading data entered first from a data table

FIFR Instruction for reading data entered first

The FIFR instruction reads data from a data table and stores them in a specified storage range. Reading the data begins with the first address d+1 after the position pointer. The data is transferred to the storage range specified by s.

The data in the data table are moved successively to the beginning of the table in order of their entry. All preceding data are cleared. After reading out, the value of the position pointer (first address in d) is decreased by 1.



¹ Data table

NOTE

Make sure this instruction is not executed, while d (position pointer) contains the value 0.

Operation Errors

In the following cases an operation error occurs and the error flag is set:


- An FIFR instruction is executed while the position pointer contains the value 0 (Q series and System Q = error code 4100)
- The device table range exceeds the corresponding device range when executing the FIFR instruction (Q series and System Q = error code 4101)

² Position pointer

³ This register is reset to 0

FIFRP

With leading edge from X10, the following program reads the data value in R1 (first entered value) of the data table from R0 through R7 and stores the value in the register D0. At the beginning the value of the position pointer is 5 and after the execution 4. The preceding comparison operation avoids the execution of the FIFR instruction, if the position pointer (R0) contains the value 0.




¹ Data table

² Position pointer

³ Data table range

FIFRP

With leading edge from X1C, the following program writes a value from D0 to the data table from D38 through D43. If the value of the position pointer is 5, the first value of the FIFO table is read and passed on to R0. This process is repeated with every leading edge from X1C.



¹ Data table

² Position pointer

³ Data table range

7.7.3 FPOP, FPOPP


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	•

Devices MELSEC Q

	Usable Devices													
		Devices n, User)	File		MELSECNET/10 Direct J□N□		Index Register	Constant	Other	Error Flag	oer of steps			
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn				Number			
s		•	•	•	•	•	•	•	_	SM0	3			
d	_	•	•	_	_	_	_	_	_	SIVIU	١			

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type	
s	First number of device storing read data.	BIN 16-bit	
d	First number of data table.	ווא וט-טונ	


Functions

Reading data entered last from a data table

FPOP Instruction for reading data entered last

The FPOP instruction reads data from a data table and stores them in a specified storage range. Reading the data begins with the last address d+n in the data table. The data is transferred to the storage range specified by s.

The read address in the data table is reset to 0. After reading out, the value of the position pointer (first address in d) is decreased by 1.



¹ Data table

NOTE

Make sure this instruction is not executed, while d (position pointer) contains the value 0.

Operation Errors

In the following cases an operation error occurs and the error flag is set:


- An FPOP instruction is executed while the position pointer contains the value 0 (error code 4100)
- The data table range exceeds the corresponding device range when executing the FPOP instruction (error code 4101).

² Position pointer

³ This register is reset to 0

FPOPP

With leading edge from X10, the following program reads the data value in R5 (value entered last) of the data table from R0 through R7 and stores the value in the register D0. At the beginning the value of the position pointer is 5 and after the execution 4. The preceding comparison operation avoids the execution of the FPOPP instruction, if the position pointer (R0) contains the value 0.




¹ Data table

² This register is reset to 0

FPOPP

With leading edge from X1C, the following program writes a value from D0 to the data table from D38 through D43. If the value of the position pointer is 5, with leading edge from X1D the value in register D43 is read and passed on to R0.



¹ Data table

² Leading edge from X1C

³ Leading edge from X1D

⁴ Position pointer

⁵ Current address range of data table

7.7.4 FDEL, FDELP, FINS, FINSP


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	•

Devices MELSEC Q

	Usable Devices												
		Devices n, User)	File		CNET/10 J__	Special Function	Index Register	Constant	Other	Error Flag	Number of steps		
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)					
s	•	•	•	•	•	•	•	_	_				
d	_	•	•	_	_	_	_	_	_	SM0	4		
n	•	•	•	•	•	•	•	•	_				

GX IEC Developer



GX Developer




Set Data	Meaning	Data Type
s	Data to be inserted into the data table at a specified address or device storing such data. First number of device storing data to be deleted from a data table at a specified address.	BIN 16-bit
d	First number of data table.	
n	Number of address where data is to be inserted or deleted.	

Functions Deleting and inserting specified data blocks in a data table

FDEL Deleting specified data blocks

The FDEL instruction deletes the nth data block after the postion pointer from a data table specified by d and stores this value in a device specified in s.

The data in the data table are shifted together after deletion of one data block. After reading, the value of the position pointer (first address in d) is decreased by 1.




¹ Data table

FINS/FINSP Inserting specified data blocks

The FINS instruction inserts a 16-bit data block specified by s at the nth position after the position pointer into the data table specified by d.

The data blocks following the inserting position are shifted on by one address. After inserting, the value of the position pointer (first address in d) is increased by 1.



¹ Data table

² For n=3 the data block d+3 is deleted.

³ This register is reset to 0

² Position pointer

³ For n=2 the data block is inserted at d+2

Operation Errors


In the following cases an operation error occurs and the error flag is set:

- The inserting position in d specified by n via the FINS instruction exceeds the address range of existing data blocks plus 1 (error code 4101).
- The value of n exceeds the device range of the table d (error code 4101).
- The FDEL or FINS instruction was executed when n = 0 (error code 4100).
- The FDEL was executed when the value of d was 0 (error code 4100)
- The data table range exceeds the corresponding device range when the FDEL or FINS instruction is executed (error code 4100).

Program Example 1

FDELP

When X10 goes ON, the data from the 2nd position (R2) of the data table ranging from R0 to R7 will be deleted and the data stored in D0.




¹ Data table

² Leading edge of X10

FINSP

The following program inserts the data at D0 at the 3rd position of the data table ranging from R0 to R7 when X10 goes ON.



¹ Data table

² Leading edge of X10

7.8 Buffer Memory Access Instructions

The following instructions access the buffer memory of special function modules. These instructions enable the CPU to exchange data with the according modules. The following table gives an overview of the instructions:

Function	MELSEC instruction in MELSEC Editor	MELSEC instruction in IEC Editor			
	FROM	FROM_M			
Reading data from a	FROMP	FROMP_M			
special function module	DFRO	DFRO_M			
	DFROP	DFROP_M			
	ТО	TO_M			
Writing data to a	TOP	TOP_M			
special function module	DTO	DTO_M			
	DTOP	DTOP_M			

7.8.1 FROM, DFRO

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•	•	•

Devices MELSEC A


	Usable Devices													ıtion	teps		Carry	Error								
			Bit	Devi	ices				١	Vord	l De	vice	s (1	6-bit	i)		Con	stant	Poi	nter	Level	designation	of S	Jex	Flag	Flag
	X	Y	M	L	s	В	F	T	С	D	w	R	AO	A1	Z	V	K	H (16#)	Р	1	N	Digit de:	Number of steps	pul	M9012	M9010 M9011
n1																	•	•				K1				
n2																						K4 1	9			
d	•	•	•	•	•	•	•	•	•	•	•	•					•	•				K1	• ²			
n3																	•	•				K8				

¹ The digit designation can be specified K1 to K4 via a FROMP instruction and K1 to K8 via a DFROP instruction.


Devices MELSEC Q

		Devices n, User)	File		CNET/10 J_N_	Special Function Module	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit Word U□\G□		Žn	K, H (16#)	U			
n1	•	•	•	•	•	•	•	•	•		5
n2	•	•	•	•	•	•	•	•	-	SM0	
d	•	•	•	_	_	_	_	_	_	SIVIU	
n3	•	•	•	•	•	•	•	•	_		

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type	
n1	Head address of special function module on base unit.	BIN 16-bit	
n2	First number of memory address area for data to be read.	BIN 16-/ 32-bit	
d	First number of memory address area of the CPU to be written to.	BIN 16-bit	
n3	Number of data words to be read.	חווא וס-טונ	


² Refer to section "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.

Functions R

Reading 1-word and 2-word data from a special function module

FROM Reading 1-word data (16-bit)

The FROM instruction reads 1-word data from the buffer memory of a special function module and stores it in a specified memory address area of the CPU. The first address of data to be read is specified by n2, the number of data words is specified by n3, and the head address of the special function module, resulting from the position of the module on the base unit is specified by n1. The memory address area of the CPU storing the data is specified by d.




¹ Buffer memory of special function module

NOTE

The FROM instruction can also be used to read data from shared memory of another station in a multi CPU system. Refer to chapter 9.6.2 for more details.

DFRO Reading 2-word data (32-bit)

The DFRO instruction reads 2-word data from the buffer memory of a special function module. The first address of data to be read is specified by n2, the number of data words (2-multiple) is specified by n3, and the head address of the special function module is specified by n1. The memory address area of the CPU storing the data is specified by d.



¹ Buffer memory of special function module

NOTE

A OnA or a System Q CPU can also acess the buffer memory of special function modules directly. In this case the devices are specified as $U \square \backslash G \square$ (U(Headadress of the special function module)/G(Buffer memory adress)).

² Memory of the CPU

² Memory of the CPU

Operation Errors


In the following cases an operation error occurs and the error flag is set:

- No signals have been exchanged with the special function module prior to the execution of the instruction (error code 1412).
- An error has occured in the special function module prior to the execution of the instruction (error code 1402).
- The I/O number specified by n1 is not a special function module (Q series and System Q = error code 2110)
- The number of data words specified in n3 exceeds the storage range of the device specified by d (Q series and System Q = error code 4101).
- The address specified by n2 exceeds the buffer memory range (Q series and System Q = error code 4100)
- The address specified by n2 is inaccurate (AJ71QC24)
 (Q series and System Q = error code 4100).
- A special function module cannot be accessed.

Program Example 1

FROMP


With leading edge from X0, the following program reads the digital values of channel CH1 from address 10 of the buffer memory of an A68AD module. The memory address area of the module is 040 through 05F. The read data is stored in D0.



Program Example 2


DFROP

With leading edge from X0, the following program reads the x-axis data at the addresses 602 and 603 in the buffer memory of an AD71 module. The memory address area of the module is 040 through 05F. The read data is stored in D0 and D1.



NOTE The head address in n1 has to be specified as follows:

 $n1 = 10 \rightarrow head \ address = 1$ $n1 = 20 \rightarrow head \ address = 2$



¹ Head address of special register: n1 = K4 or H4

The program example 2 will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

7.8.2 TO, DTO, DTO, DTOP

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•	•	•

Devices MELSEC A


										Us	able	e De	vice	s								ıtion	eps		Carry	Error
			Bit	Devi	ices				١	Nord	l De	vice	s (1	6-bit	i)		Con	stant	Poi	nter	Level	designation	of st	Index	Flag	Flag
	X	Y	M	L	s	В	F	Т	С	D	w	R	A0	A1	Z	V	K	H (16#)	P	ı	N	Digit de:	Number of steps	ıı	M9012	M9010 M9011
n1																	•	•				K1 ↓				
n2																	•	•				K4	9/11			
s	•	•	•	•	•	•	•	•	•	•	•	•					● ¹	● ¹				K1 ↓	● ³	•		•
n3																	•	•				K8				

¹ The designation range of constant s is: H0 through FFFF, K-32768 through 32767.


Devices MELSEC Q

				ı	Jsable Dev	ices					
		Devices 1, User)	File		CNET/10 J_N_	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)	U		
n1	•	•	•	•	•	•	•	•	•		
n2	•	•	•	•	•	•	•	•	_	SM0	5
s	•	•	•	_	_	_	_	•	_	SIVIU	5
n3	•	•	•	•	•	•	•	•	_		

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type
n1	Head address of special function module on base unit.	BIN 16-bit
n2	First number of memory address area to be written to.	ווע-ווס-טונ

² The digit designation can be specified K1 to K4 via a TO(P) instruction and K1 to K8 via a DTO(P) instruction.

³ Refer to section "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.

Variables


Set Data	Meaning	Data Type
s	Data to be written or first number of memory address area of the CPU storing data to be written.	BIN 16-/32-bit
n3	Number of data words to be written.	BIN 16-bit

Functions

Writing 1-word and 2-word data to the buffer memory of a special function module

TO Writing 1-word data (16-bit)


The TO instruction writes 1-word data from the memory of the CPU to the buffer memory of a special function module. The first address of the memory area data is to be written to is specified by n2, the number of data words is specified by n3, and the address of the special function module, resulting from the position of the module on the base unit is specified by n1. The first address of the memory address area the data is to be read from is specified by s.



¹ Memory of the CPU

DTO Writing 2-word data (32-bit)

The DTO instruction writes 2-word data from the memory of the CPU to the buffer memory of a special function module. The first address of the memory area data is to be written to is specified by n2, the number of data words (2-multiple) is specified by n3, and the address of the special function module is specified by n1. The first address of the memory address area the data is to be read from is specified by s.



¹ Memory of the CPU

² Buffer memory of special function module

² Buffer memory of special function module

Operation Errors


In the following cases an operation error occurs and the error flag is set:

- No signals have been exchanged with the special function module prior to the execution of the instruction (error code 1412).
- An error has occured in the special function module prior to the execution of the instruction (error code 1402).
- The I/O number specified by n1 is not a special function module (Q series and System Q = error code 2110)
- The number of data words specified by n3 exceeds the storage range of the device specified by d (Q series and System Q = error code 4101).
- The address specified by n2 exceeds the buffer memory range (Q series and System Q = error code 4100)
- The address specified by n2 is inaccurate (AJ71QC24)
 (Q series and System Q = error code 4100).
- A special function module cannot be accessed.

Program Example 1

TOP


With leading edge from X0, the following program sets the channels CH1 and CH2 on an A68AD module to execute A/D conversion. The special function module is at address 040 through 05F. The value 3 is written to the buffer memory at address 0.



Program Example 2


DTOP

With leading edge from X0, the following program resets the x-data values at the buffer memory addresses 41 and 42 of a AD71 module to 0. The special function module is at address 040 through 05F.



NOTE The head address in n1 has to be specified as follows:

 $n1 = 10 \rightarrow head \ address = 1$ $n1 = 20 \rightarrow head \ address = 2$



¹ Head address of special register: n1 = K4 or H4

The program example 2 will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

7.9 Display Instructions

The MELSEC Q and A series as well as the System Q supply several instructions that output ASCII characters at the outputs of an output module or on a LED display on the front panel of suitable CPU modules. In total, 7 different display instructions are supplied.

Function	MELSEC instruction in MELSEC Editor	MELSEC instruction in IEC Editor
ASCII abaraatar autaut	PR	PR_M
ASCII character output	PRC	PRC_M
	LED	LED_M
Display of	LEDC	LEDC_M
ASCII character and comments	LEDA	LEDA_M
	LEDB	LEDB_M
Clear display	LEDR	LEDR_M

NOTE

Using an A3A, the LEDA and LEDB instructions cannot be processed directly as display instructions. Here, the instructions serve as start command for the Dedicated Application Instructions.


In order to use the functions of the LEDA and LEDB instructions with an A3A CPU, the sequence of the character string data has to be altered via the Dedicated Application Instructions of the AnA or AnAS CPUs. For details, refer to the separate programming manual for the AnA and AnAS series for details (Dedicated Instructions).

The LED display complies to the following priority:

- 1. Display of self diagnostics error
- 2. Display of CHK instruction
- 3. Display of number of annunciator F
- 4. Display of ASCII character via LED (A, B, C) instruction
- 5. BATTERY ERROR

Using an A3A CPU the priority can be freely changed. Refer to the manuals of the AnA series for further details.

If one of the first three displays is indicated, the execution of a display instruction does not change the current reading. If "BATTERY ERROR" is displayed, the reading on the display is changed when executing a LED (A, B, C) instruction.



The diagram below illustrates the LED display after execution of a LED (A, B, C) instruction.

On execution of a LED instruction (1) up to 16 characters (9) are displayed. After execution of a LEDA instruction (2) the first 8 characters (7) are displayed; the latter 8 characters (8) remain blank. If a LEDB instruction (3) follows, data is displayed on the latter 8 characters. If the LEDB instruction (4) is executed again, the data displayed in the latter 8 characters is overwritten; the data in the first 8 characters remain unchanged. After execution of a LEDC instruction (5) a preset comment (15 characters) is displayed. The execution of a LEDB instruction (6) overwrites the original data; the first 8 characters remain blank.

The following items can be displayed on the LED display on the front panel of a suitable CPU:

Numeral:0 to 9

Alphabet: A to Z (capitals)

Special symbol: < > = * / ' + -

7.9.1 PR

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•	•	● ¹

¹ Not available for Q00JCPU, Q00CPU and Q01CPU

Devices MELSEC A

										Us	able	e De	vice	s								ignation	of steps		Carry	Error
			Bit	Dev	ices				Word Devices (16-bit)								Con	stant	Poi	nter	Level	signa		lex	Flag	Error Flag
	X	Υ	M	L	s	В	F	Т	С	D	w	R	A0	A1	Z	V	K	H (16#)	Р	ı	N	Digit des	Number	pul	M9012	M9010 M9011
s								•	•	•	•	•	•										7.			
d		•																					•			


¹ Refer to section "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.

Devices MELSEC Q

				ı	Jsable Dev	ices					steps
		Devices 1, User)	File		CNET/10 J=N=	Special Function	Index Register	Constant	Other	Error Flag	ber of s
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	\$	56.		Num
s	_	•	•	_	_			_		0	
d	● ¹	_	_	_	_	_	•	_	_		3

¹ Y only

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type
s	First number of device storing ASCII code.	Character string
d	Head address of output module for ASCII code output.	Bit


Functions Output to a peripheral device

PR Output of an ASCII character string

The PR instruction supplies two functions. Its function depends on the status of special relay M9049 (A series) or special relay SM701 (Q series and System Q) respectively:

M9049/SM701 set (1) (function 1):

Output of an ASCII character string of 16 characters to an output module. The character string, divided into twice 8 characters, is read from the address area s and output to the outputs specified by d.



¹ Device storing ASCII code

The PR instruction can only access ASCII data already stored. If the stored data changes, the current data is output. For conversion from alphanumeric data into ASCII code an ASC instruction has to be applied.

During the output of 16 characters of ASCII code, the PR instruction execution flag d+9 is set ON. Thus, the output Y at address d+9 is set as long as the PR instruction is executed.

² Sequence program

³ Flag indicating that PR instruction is in progress (used as interlock)

⁴ Start of output

⁵ Outputs Y


⁶ Output of ASCII code

⁷ Output of strobe signal

⁸ Printer or display device

M9049/SM701 not set (0) (function 2):

Output of ASCII character string data up to the character code "00H" in hexadecimal format from the address area s to the outputs specified by d.



¹ Device storing ASCII code

If the content of the devices storing ASCII code is overwritten during the output, the current data is output.

The end of ASCII character string is indicated by the character code "00H".

If the hexadecimal code "00H" does not exist in the specified device, the execution is terminated and an error indicator is set.

During the output of ASCII code, the PR instruction execution flag d+9 is set ON.

NOTE An A series CPU can only execute function 1.

For the execution of a PRC instruction an output module with 10 successive binary outputs is needed. The address area begins at the output number specified by d.

Output signals from the output module are transmitted at the rate of 30 ms per character. Thus, processing n characters takes n \times 30 ms. The output transmission is controlled via 10 ms interrupts, so the sequence program is processed continuously.

The 10 output addresses of the output module are processed independently from an I/O refresh after the END instruction in the program sequence.

In addition to the ASCII code a strobe signal (ON = 10 ms, OFF = 20 ms) is output at address Y=d+8.

The PR and PRC instructions can be executed multiple times. Yet, an interlock should be established via the PR instruction execution flag (output device Y= d+9) so the PR and PRC instructions are not executed simultaneously.

² Sequence program

³ Flag indicating that PR instruction is in progress (used as interlock)

⁴ Start of output

⁵ End of character string (end of transmission)

⁶ Outputs Y

⁷ Output of ASCII code


⁸ Output of strobe signal


⁹ Printer or display device

Program Example

PR

With leading edge from X0, the following program converts the character string "ABCDEFGH-IJKLMNOP" into ASCII code and stores it in data registers D0 through D7. After setting X3 ON, the ASCII code in D0 through D7 is output to the outputs Y14 through Y1D.





The following timing charts illustrate the processing of the program:

NOTE

If no A series CPU is used and SM701 is not set, the value "00H" has to be written to register D8. Without this character code an operation error would occur in the program example above.

This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

¹ Storage of character string "ABCDEFGH" in D0 through D3

² Storage of character string "IJKLMNOP" in D4 through D7

³ ASCII code

⁴ Strobe signal

⁵ PR instruction execution flag

⁶ Processing the PR instruction (period = 480 ms)

7.9.2 PRC

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•	•	● ¹

¹ Not available for Q00JCPU, Q00CPU and Q01CPU

Devices MELSEC A

										Us	able	e De	vice	s								ignation	of steps		Carry	Error
			Bit	Dev	ices				Word Devices (16-bit)								Con	stant	Poi	nter	Level	signa		lex	Flag	Error Flag
	X	Υ	M	L	s	В	F	T	С	D	w	R	AO	A1	Z	V	K	H (16#)	P	ı	N	Digit des	Number	pul	M9012	M9010 M9011
s	•	•	•	•	•	•	•	•	•	•	•	•							•	•			7.			
d		•																					•	•		


¹ Refer to section "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.

Devices MELSEC Q

				l	Jsable Dev	ices					steps
		Devices 1, User)	File		CNET/10 J=N=	Special Function	Index Register	Constant	Other	Error Flag	of o
	Bit	Word	Register	Bit	Word	Module U⊡\G□	Žn	\$	P, I, J, U		Number
s	•	•	•	•	•	•	_	_	•	_	3
d	● ¹	_	_	_	_	_	_	_	_	_	3

¹ Y only

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type
s	First number of device storing comment to be output.	BIN 16-bit
d	Head address of output module for comment output.	Bit


Functions Output to a peripheral device

PRC Output of a comment

The PRC instruction outputs a comment of a device (in ASCII code) to an output module.

The MELSEC A series reads the character string divided into twice 8 characters from the address area s and outputs it to the outputs specified by d.

With the MELSEC Q series and the System Q the output of either 16 or 32 characters can be chosen. The choice is specified via special relay SM701. If SM701 is set (1), 16 characters are output; if SM701 is not set (0), 32 characters are output.



¹ Comment (ASCI code) from X1 onwards

² Start of output

³ Outputs Y

⁴ Sequence program


⁵ PR instruction execution flag (used as interlock)

⁶ Output of ASCII code

⁷ Output of strobe signal


⁸ Printer or display device

The following timing charts illustrate the processing of the PRC instruction in a QnA CPU:



¹ Strobe signal

The processing of the PRC instruction in a multi processor CPU of the System Q is shown in the following timing chart:



¹ Strobe signal

² PRC instruction execution flag

³ Processing the PR instruction (period = 480 ms)

² PRC instruction execution flag

³ Processing time (16 x 30 ms = 480 ms) for the PRC instruction

⁴ File access in process flag

⁵ The PRC instruction cannot be executed again

⁶ File access completion flag

⁷ No other instruction can be executed

⁸ Instructions other than PRC, S.FREAD, S.FWRITE, PLOAD, PUNLOAD and PSWAPP can be executed

There are 10 binary outputs of a digital output module assigned. The address area begins at the output address Y specified by d.

Output signals from the output module are transmitted at the rate of 30 ms per character. Thus, processing n characters takes n x 30 ms. The output transmission is controlled via 10 ms interrupts, so the sequence program is processed continuously.

In addition to the ASCII code a strobe signal (ON = 10 ms, OFF = 20 ms) is output at address Y = d+8.

During the output of 16 characters of ASCII code, the PRC instruction execution flag d+9 is set ON. Thus, the output Y at address d+9 is set as long as the PRC instruction is executed. The PR and PRC instructions can be executed multiple times. Yet, an interlock should be established via the PRC instruction execution flag (output device Y= d+9) so the PR and PRC instructions are not executed simultaneously.

If the address area s does not contain data, the instruction is not executed.

The PRC instruction can only access comments already stored in the PLC. For conversion from alphanumeric data into ASCII code an ASC instruction has to be applied.

After the execution of the PRC instruction is finished, SM720 turns ON for one scan. SM721 turns ON during the execution of the PRC instruction. The PRC instruction cannot be executed when SM721 is already ON. If an attempt is made, the processing will not be performed.

NOTE

The PRC instruction can only access comments stored in a memory card. The PRC instruction can not access comments stored in the internal memory.

The comment file accessed by the PRC instruction is set at the "PC File Setting" in the Parameter mode.

The output of a comment file with the PRC instruction is not possible if no comment file has been set.


Do not execute the PRC instruction during an interrupt program. Otherwise, malfunction may result.

The comment devices for the PRC instruction are stored on an IC memory card. The internal memory of the CPU cannot store comments (Q series and System Q only).

Program Example

PRC

If X0 is set ON, the following program sets output Y35 ON and outputs the comment at Y35 in ASCII code simultaneously at the outputs Y60 through Y69. After setting X3 ON, Y35 is reset OFF.



7.9.3 LED

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
	● ¹	● ²	•	●3	

¹ A3N CPU only.

Devices MELSEC A


										Us	able	e De	vice	s								tion	steps		Carry	Error
			Bit	Devi	ices				١	Vord	De	vice	s (1	6-bit	t)		Con	stant	Poi	nter	Level	lesignati	of	Index	Flag	Flag
	Х	Υ	M	L	s	В	F	Т	С	D	W	R	AO	A1	z	V	K	H (16#)	P	I	N	Digit des	Number		M9012	M9010 M9011
s								•	•	•	•	•											3 ●¹	•		•

¹ Refer to section "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.


Devices MELSEC Q

				l	Jsable Devi	ices					steps
Ī	Internal (Systen	Devices 1, User)	File		CNET/10 J_N_	Special Function	Index Register	Constant	Other	Error Flag	of
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	\$	G6 .		Number
s	_	- • •		_	_	_	_	•	_	_	2

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type
S	First number of device storing ASCII data to be displayed.	Character string


² A3A CPU only.

³ Except Q2A (S1) CPU

Functions Output to a LED display

LED Display ASCII data in the LED display on the CPU

The LED instruction reads ASCII data (16 characters) from a specified address area and displays it on a suitable CPU display. The first number of device storing ASCII code in 8 addresses is specified by s (see illustration below).



¹ Data to be displayed

If no ASCII data is stored in the specified address area, the display of timers, counters, and data and link registers remains blank. For file registers R the display is arbitrary; it remains blank if the according file registers are already cleared.

The following items can be displayed on the LED display on the front panel of a suitable CPU:

Numeral:0 to 9 Alphabet:A to Z (capitals) Special symbol:<>= * / ´+ -

The LED instruction can only access ASCII data already stored. For conversion from alphanumeric data into ASCII code a \$MOV or ASC instruction has to be applied.

NOTE

The LED instruction can be used only in combination with a A3N, A3A, Q3A, Q4A or Q4AR CPU. If the instruction is executed on a CPU without LED-Display, no processing will be performed.

² ASCII character


³ ASCII code (hexadecimal)

⁴ LED display on the CPU front panel

Program Example

LED

The following program converts a character string into ASCII code, stores it in the registers specified, and outputs the contents of the registers on the LED display. In a first step after setting X0 ON, the following program converts the character string into "ABCDEFGHIJKLMNOP" into ASCII code and stores it in the data registers D88 through D95. After setting X16 ON, ASCII data stored in D88 through D95 are displayed on the display on the CPU.



7.9.4 LEDC

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
	● ¹	● ²	•	●3	

¹ A3N CPU only.

Devices MELSEC A


									Us	able	e De	vice	s								ation	of steps		Carry	Error
		Bit	Dev	ices				V	Vord	l De	vice	s (1	6-bit	i)		Con	stant	Poi	nter	Level	signa		Jex	Flag	Flag
X	Υ	M	L	s	В	F	T	С	D	w	R	AO	A1	Z	V	K	H (16#)	Р	-	N	Digit des	Number	pul	M9012	M9010 M9011
•	•	•	•	•	•	•	•	•	•	•	•							•	•			3 ●¹	•		•

¹ Refer to section "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.

Devices MELSEC Q

					ι	Jsable Devi	ices					sd
		Internal (Systen	Devices 1, User)	File		CNET/10 J_N_	Special Function	Index	Constant	Other	Error Flag	r of steps
		Bit	Word	Register	Bit	Word	Module U⊡\G□	Register Zn	\$	BL, BL\S, BL\TR	<u>ш</u> ш	Number
,	s	•	•	•	•	•	•	_	_	•	_	2

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type
s	First number of device storing comment to be displayed.	Device name

² A3A CPU only.

³ Except Q2A (S1) CPU

Display Instructions LEDC

Functions Output to a LED display

LEDC Display stored comment data in the LED display on the CPU

The LEDC instruction reads comment data (16 characters) from a specified address area and displays it on a suitable CPU display. If more than 16 characters are to be displayed only the first 16 characters are displayed. The first number of device storing comment data is specified by s.

If no comment data is stored in the specified device, the display on the CPU front panel remains blank. If the data exceeds the comment range the LEDC instruction is not processed and the reading on the display remains unchanged.

If a comment contains characters that cannot be displayed, the display will be inaccurate. The following items can be displayed on the LED display on the front panel of a suitable CPU:

Numeral:0 to 9 Alphabet:A to Z (capitals) Special symbol: $<>= */^{'}+-$

A Q2ACPU(S1) cannot process a LED instruction. The instruction would be processed without any result.


NOTE In the Dedicated Instructions of the AnA CPUs the LEDC instruction sets devices.

Refer to the separate programming manual for the AnA CPUs for details on programming a LEDC instruction using an A3A CPU (Dedicated Instructions) (A series only).

Program Example

LEDC

The following program displays comments in D0 through D15 in intervals of 30 seconds. Timer T5 sets the input condition for the LEDC instruction every 30 seconds. Once the timer switches ON, the comment in data register D(0+Z) is displayed and the value in Z is incremented by 1. If Z becomes 16, the value in Z is reset to 0.



Display Instructions LEDA, LEDB

7.9.5 LEDA, LEDB

CPU


AnS	AnN	An(S)	AnU	QnA(S), Q4AR	System Q
	● ¹				

¹ A3N CPU only.

Devices MELSEC A

	Usable Devices															tion	eps		Carry	Error						
Bit Devices Word Devices (16-bit) Constant P												Pointer Level			ignati	of steps	lex	Flag	Flag							
	Х	Y	M	L	s	В	F	Т	C	D	w	R	A0	A1	Z	v	K	H (16#)	P	ı	N	Digit des	Number	pul	M9012	M9010 M9011
n																							13			

GX IEC Developer



GX Developer

```
[LEDA n ]
```

Set Data	Meaning	Data Type
n	ASCII data	Character string


LEDA, LEDB Display Instructions

Functions Output to a LED display

LEDA, LEDB Display ASCII character string in the LED display on the CPU

These instructions display an ASCII character string in the LED display of a suitable CPU. The ASCII character string consists of 8 characters for each instruction and is specified by the LEDA or LEDB instruction.

In total, up to 16 characters can be displayed with both instructions together. The LEDA instruction specifies the first 8 characters (left half), and the LEDB instruction specifies the latter 8 characters (right half) of the LED display.



¹ Specification of first 8 characters

The following items can be displayed on the LED display on the front panel of a suitable CPU:

Numeral:0 to 9

Alphabet: A to Z (capitals)

Special symbol: < > = * / ' + -


NOTE

Using an AnA or AnU CPU the LEDA / LEDB instructions indicates the begin of the Dedicated Instructions. Refer to the separate programming manual for the AnA or AnU CPUs (Dedicated Instructions) for details on programming the LEDA / LEDB instructions.

Program Example

LEDA, LEDB

If XC is set ON, the following program outputs the character string "ABCDEFGH IJKLMNOP" in the LED display of the CPU.



NOTE

The latter half of a character string displayed via the LED instruction is cleared, if the first 8 characters are overwritten via a LEDA instruction.

Vice versa, the first half of a character string is cleared, if the latter 8 characters are overwritten via a LEDB instruction.

² Specification of latter 8 characters

7.9.6 **LEDR**

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•	•	● ¹

¹ Not available for Q00JCPU, Q00CPU and Q01CPU


Devices MELSEC A

					Usable Devices											ignation of steps			Carry	Error						
			Bit	Devi	ices				١	Vord	De	vice	s (10	6-bit	i)		Con	stant	Poi	nter	Level	igna		lex	Flag	Flag
	x	Υ	M	L	s	В	F	Т	С	D	w	R	AO	A1	Z	V	K	H (16#)	P	-	N	Digit des	Number	pul	M9012	M9010 M9011
																							1			


Devices MELSEC Q

				ι	Jsable Devi	ices					
		Devices n, User)	File Dire		CNET/10 J__	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn				
Е	_	_	_	_	_	_		1	_	_	1

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type
_	_	_

Functions Resetting annunciators and error displays

LEDR Reset instruction

The LEDR instruction resets annunciators that were set automatically when an operation error occured. The LEDR instruction has the same effect as the actuation of the INDICATOR RESET button on CPU modules with a LED display (A series only).

Operation of the LEDR instruction with an annunciator set during self-diagnosis (Q series and System Q only):

If during self-diagnosis an error occurs that does not affect the accurate operation of the CPU, the execution of a LEDR instruction clears the "ERROR" LED and the error display on the CPU.

In addition, SM1 and SD0 at the user program have to be reset, because they are not reset automatically by the LEDR instruction. Further steps required to reset the annunciator are not executed neither.


Operation of the LEDR instruction on occurence of a battery error (Q series only):

If the LEDR instruction is executed after a battery replacement, the "BAT. ARM" LED on the front panel of the CPU and the error display on the CPU are cleared. At the same time, SM51 is reset automatically.

Operation of the LEDR instruction with an annunciator F set on a CPU without LED display:

After execution of the LEDR instruction the following operations are executed:

- The ERROR LED on the front panel of the CPU flickers and then turns off.
- The annunciator F stored in D9009 (A series) or SD62 (Q series/System Q) respectively is reset.
- The registers D9009 and D9125 (A series) or SD62 and SD64 (Q series/System Q) respectively are reset and the annunciators stored in D9126 through D9131 (A series) or SD65 through SD79 (Q series/System Q) respectively are shifted for further processing.
- The new number of annunciator F shifted to D9125 (A series) or SD62 (Q series/System Q) respectively is written to D9009 (A series) or SD62 (Q series/System Q) respectively.
- The accumulator of the annunciator in D9124 (A series) or SD63 (Q series/System Q) respectively is decremented by 1. If D9124 (A series) or SD63 (Q series/System Q) respectively is already at 0, this value remains unchanged.



¹ Number of stored annunciators


² F number storage area

Display Instructions LEDR

Operation of the LEDR instruction with an annunciator F set on a CPU with LED display:

After execution of the LEDR instruction, the following operations are executed:

- The annunciator displayed on the LED display of the CPU is cleared.
- The annunciator F stored in D9009 (A series) or SD62 (Q series/System Q) is cleared.
- The data registers D9009 and D9125 (A series) or SD62 and SD64 (Q series) respectively
 are reset, and the annunciators stored in D9126 through D9131 (A series) or SD65 through
 SD79 (Q series/System Q) respectively are shifted for further processing.
- The new number of annunciator F shifted to D9125 (A series) or SD62 (Q series/System Q) respectively is written to D9009 (A series) or SD62 (Q series/System Q) respectively.
- The accumulator of the annunciator in D9124 (A series) or SD63 (Q series/System Q) respectively is decremented by 1. If D9124 (A series) or SD63 (Q series/System Q) respectively is already at 0, this value remains unchanged.
- The current number of annunciator stored in D9009 (A series) or SD62 (Q series/System Q) respectively is displayed. If D9124 (A series) or SD63 (Q series/System Q) respectively is already at 0, there is nothing displayed.



¹ Since SD63 is at value 0, no annunciator is displayed on the LED display.

NOTE A series only:

Using an AnA or AnU CPU the LEDR instruction indicates the completion of the Dedicated Instructions. Refer to the separate programming manual for the AnA CPU (Dedicated Instructions) for details on programming the LEDR instructions using an A3A CPU.


² Number of stored annunciators

LEDR Display Instructions

Program Example

LEDR

If X9 is set and the value in register SD63 is not equal to 0, the following program executes a LEDR instruction.



NOTE

The defaults for the error item numbers set in special register SD207 to SD209 and the order of priority is shown in the table below:

Order of priority	Error item number (Hexadecimal)	Description	Remark
1	1	AC DOWN	Power supply cut
2	2	UNIT VERFY ERR. FUSE BREAK OFF P. UNIT ERROR	I/O module verify error Blown fuse Special function module verify error
3	3	OPERATIN ERROR LINK PARA ERROR SFCP OPE. ERROR SFCP EXE. ERROR	Operation error Link parameter error SFC instruction operation error SFC program execution error
4	4	ICM.OPE ERROR FILE OPE ERROR EXTEND INST. ERROR	Memory card operation error File assess error Extend instruction error
5	5	PRG.TIME OVER	Constant scan setting time over error Low speed execution monitoring time over error
6	6	CHK instruction	Fehler wurde mit der CHK-Anweisung festgestellt
7	7	Annunciator	
8	8	LED instruction	
9	9	BATTERY ERR.	
10	Α	Clock data	

7.10 Failure diagnosis and debugging

The instructions for failure diagnosis and debugging support failure checks, setting and resetting the status latch, sampling trace, and program trace. The following table gives an overview of these instructions:

Function	MELSEC Instruction in MELSEC Editor	MELSEC Instruction in IEC Editor
	CHKST	CHKST_M
Failure	СНК	CHK_M
check	CHKCIR	CHKCIR_M
	CHKEND	CHKEND_MD
Set / reset	SLT	SLT_M
status latch	SLTR	SLTR_M
Set / reset	STRA	STRA_M
sampling trace	STRAR	STRAR_M
	PTRA	PTRA_M
Execute / set / reset	PTRAR	PTRAR_M
program trace	PTRAEXE	PTRAEXE_M
	PTRAEXEP	PTRAEXEP_M

NOTE Please check, whether these functions are available and supported by your version of the GX IEC Developer.

7.10.1 CHKST, CHK (Q series and System Q only)

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	● ¹

¹ Not available for Q00JCPU, Q00CPU and Q01CPU

Devices MELSEC Q

Usable Devices										
Internal Devices (System, User)		File	MELSE(Direct	CNET/10 J_N_	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
Bit	Word	negister		DY						
_	_	_	_	_	_	_	_	_	SM0	1

GX IEC Developer



GX Developer

```
— | — (снкsт )
— | — | — (снк )
```


Set Data	Meaning	Data Type
_	_	_

Functions

Failure check for bidirectional operations (Q series and System Q only)

CHKST Start instruction for the CHK instruction

The CHKST instruction starts the execution of the CHK instruction. If the execution condition for the CHKST instruction is not set (0), the program step following the CHK instruction will be executed. With the execution condition for the CHKST instruction set (1), the CHK instruction is executed. In the ladder diagram below these instructions are programmed.



CHK Failure check instruction

The CHK instruction with some CPU types (and depending on the control mode) supports failure check operations for contact circuits with limit switches that monitor bidirectional movement. Once an error occurs within such a circuit, the special relay SM80 is set and the corresponding error code is stored in special register SD80.

The Q series and the CPUs of the System Q stores the error code as BCD 4-digit data value in special register SD80. The upper 3-digits store the contact number of the corresponding contact (here contact 62) and the lower digit stores the number of the failure check circuit (coil number 1 - 6; here coil number 3).




¹ Contact 62; coil number 3 (during failure check)

The input contacts programmed prior to the CHK instruction do not serve as execution condition for the CHK instruction but as specification of the check conditions.

² Before failure check


³ After failure check

In the following, the failure check programming via the CHK instruction is illustrated with a concrete example. The following illustration shows a conveyor belt that moves from the left to the right travel limit. The corresponding travel limits are detected via limit switches (X0 and X1). The start contact for advance movement is X4 and for retract movement is X5.



- ¹ Advance movement
- ² Retract movement
- ³ Advance command
- ⁴ Retract command

The diagrams below show a sample program for the operation and failure check of the conveyor belt shown above using a Q series CPU. During error free operation the program jumps to the program step following the CHK instruction. With leading edge from X4, the conveyor belt is advanced, and Y0 is set for failure check. With leading edge from X5, the conveyor belt is retracted, and Y0 is reset. The timer T0 watches the duty cycle time. If the duty cycle time is exceeded the CHKST instruction is set via the contact TS0. In the next program step the CHK instruction is executed, and the error code is stored in the special register SD80.



The operations of the CHK instruction can be illustrated through the following ladder diagrams, of which the functions are similar to the execution of the CHK instruction. The contact numbers of the limit switches for advance movement $X\square$ and retract movement $X\square+1$ have to be designated successively. The number of the advance limit switch $X\square$ must be less than the number of the retract limit switch $X\square+1$. The contact number of the advance limit switch is assigned to an output $Y\square$ with the same address. According to the program example, this output is set during advance movement and reset during retract movement.

For better comprehensibility of the program example above, the contacts X0 (X \square), X1 (X \square +1) and Y0 (Y \square) are applied directly for specification of the coil number. Depending on the program they can be replaced by any other number.

NOTE The outputs $Y \square$ are treated as internal relays and cannot be output to external devices.

The following diagrams concerning the CHK instructions and the 6 generated failure check circuits (error conditions) are arranged in pairs.

In the following, the CHK instructions are illustrated. The contact indicated $X\square$ serves as variable for maximum 150 contacts (150 conveyor belts or similar applications).

```
CHKST M
EN ENO
```

Failure check circuit 1 (coil number 1):

Both limit switches respond to the advance movement of the conveyor belt.

Failure check circuit 2 (coil number 2):

Both limit switches respond to the retract movement of the conveyor belt.

Failure check circuit 3 (coil number 3):


Advance command for set advance limit switch.

Failure check circuit 4 (coil number 4):

Retract command for set retract limit switch.

Failure check circuit 5 (coil number 5):

Advance command for reset retract limit switch.



Failure check circuit 6 (coil number 6):

Retract command for reset advance limit switch.

The CHK instruction can designate a maximum of 150 contact numbers for advance limit switches. For the designation of contact numbers any contact number of the retract limit switch is skipped.

The relay SM80 and the special register SD80 have to be reset after execution of the CHK instruction because they retain their condition after being set. If they are not reset prior to another CHK instruction, the instruction cannot be executed.

The CHKST instruction has to be programmed prior to the CHK instruction.

The CHK instruction can be programmed in any program step of the sequence program. The CHK instruction can be executed twice at most within one program organization unit (POU).

The coil numbers have to be programmed via a LD or AND instruction prior to the CHK instruction. Other input instructions are not supported. If an LDI or ANI instruction is programmed, the failure check of the CHK instruction cannot be executed. The contact numbers designated for the failure check however can be designated via the LDI and ANI instructions. In the diagram below the switch with the number X9 is ignored because it is an NC contact (normally closed).

Using a Q series or a System Q CPU, the failure detection method depends on the status of the special relay SM710 as follows.

SM710 is reset (0):

The failure check is performed in coil number (failure check circuit) sequence from contact 1(limit switch) to contact n (limit switch).

The first contact is checked from coil number 1 through coil number 6. Then the next contact is checked from coil number 1 through coil number 6. The operation is completed after the nth contact is checked from coil number 1 through coil number 6.

SM710 ist set (1):

The failure check is performed in contact number (limit switch) sequence from coil 1 (failure check circuit) through coil 6 (failure check circuit).

The first coil is checked from contact number 1 through contact number n. Then the next coil is checked from contact number 1 through contact number n. The operation is completed after the 6th coil is checked from contact number 1 through contact number n.

If more than one failure is detected, the number of the first failure detected is stored. Further detected failures are ignored.

Operation Errors

In the following cases an operation error occurs and the error flag is set:

- Two failure check input contacts within one failure check circuit are connected in parallel (error code 4235).
- More than 150 input devices are specified (error code 4235).
- A CHKST instruction is not followed by a CHK instruction (error code 4235).
- A CHK instruction is executed without a prior CHKST instruction (error code 4235).

7.10.2 CHK (A series only)

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
● ¹	● ¹	•	•		

¹ In direct mode only

Devices MELSEC A

		Usable Devices														tion	sda		Carry	Error						
			Bit	Dev	ices				١	Nord	l De	vice	s (1	6-bit	i)		Con	stant	Poi	nter	Level	designation	of steps	Index	Flag	Flag
	X	Υ	M	L	s	В	F	Т	С	D	w	R	ΑO	A1	z	V	K	H (16#)	Р	ı	N	Digit des	Number		M9012	M9010 M9011
d1		•	•	•	•	•	•																5.			
d2		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•							● ¹			

¹ Refer to section "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.

GX IEC Developer

GX Developer

Set Data	Meaning	Data Type
d1	Device to be set during failure check.	Bit
d2	Device storing error code.	BIN 16-bit

Functions Failure check for bidirectional operations (A series only)

CHK Failure check instruction

The function of the CHK instruction depends on the selected I/O control mode. Using A1S and AnN CPUs in refresh mode, the check instruction generates a flip-flop.

In direct I/O control mode (except for AnA, AnAS, AnU, and A2C CPUs) the check instruction checks for failures in bidirectional operations.

Due to the pointer 254, the CHK instruction can only be programmed in a instruction list.

The CHK instruction in combination with some CPU types (and depending on the control mode) supports a failure check in a contact circuit with limit switches for detection of failures in bidirectional movement operations. Once an error occurs within such a circuit the device in d1 is set and the corresponding error code is stored in d2.

The input contacts programmed prior to the CHK instruction do not serve as execution conditions for the CHK instruction but as specification of the check conditions.


The purpose of the CHK instruction is to detect the occurrence and cause of failures in the program execution, e.g., if the processing time of a duty cycle is exceeded. If no errors occur during program execution, the execution of the program part containing the CHK instruction should be skipped via the CJ, SCJ, or JMP instruction.

The CHK instruction is executed with every program scan and is independent from the status of the input devices programmed prior to the CHK instruction as specification of the check conditions.

The following program sets Y60 and executes the check instruction, if the processing time of one duty cycle is exceeded. Once the failure is detected by the CHK instruction, M0 is set, and the program jumps to the jump destination P31 (not shown below). The jump destination P31 (not shown below) for example could store a program part for error processing. If the processing time is not exceeded, the program part for the failure check is skipped and step 18 at jump destination P30 is executed. Due to pointer 254, this program can only be programmed in a instruction list.


```
100
      LDI
              Y060
101
      CJ
              P30
      LD
              M0
104
105
      CJ
              P30
108
      P254
              X010
109
      ΙD
              X015
110
      AND
              X008
111
      AND
      AND
              X01A
112
      CHK
              M0
                    D0
113
      P30
118
118
      LD
              M<sub>10</sub>
119
      OUT
              Y040
121
      END
```

In the following, the failure check programming via the CHK instruction is illustrated with a concrete example. The following illustration shows a conveyor belt that moves from the left to the right travel limit. The corresponding travel limits are specified via limit switches (X0 and X1). The start contact for advance movement is X4 and for retract movement is X5.




- ¹ Advance movement
- ² Retract movement
- ³ Advance command
- ⁴ Retract command

The diagram below shows a sample program for the operation and failure check of the conveyor belt shown above. Due to the pointer 254, this program can only be programmed in a instruction list or the ladder diagram of the GX Developer. During error free operation the program jumps to the jump destination P0. If X4 is set, the conveyor belt is advanced and Y0 is set for failure check. If X5 is set, the conveyor belt is retracted and Y0 is reset. The timer T0 watches the duty cycle time. If the cycle time is exceeded, M0 is set via the CHK instruction and the error code is stored in D0. The program execution is proceeded for further failure check at the jump destination P1 (step 35).



The operations of the CHK instruction can be illustrated through the following ladder diagram, of which the functions are similar to the execution of the CHK instruction. For better comprehensibility of the program example above, the contacts X0, X1, and Y0 are applied directly for the specification of the check conditions. Depending on the program they can be replaced by any other contact numbers.



The following fault conditions may result:

Condition 1: Both limit switches are actuated while the conveyor belt is advanced.

Condition 2: Both limit switches are actuated while the conveyor belt is retracted.

Condition 3: Advance command for set advance limit switch.

Condition 4: Retract command for set retract limit switch.

Condition 5: Advance command for reset retract limit switch.

Condition 6: Retract command for reset advance limit switch.

The error code number stored in D0 corresponds to the fault condition number above.

The CHK instruction performs failure check following the circuit pattern illustrated above. The circuit pattern cannot be changed.

The devices in d1 and d2 must be reset after execution of the CHK instruction, since they retain their conditions after being set via the CHK instruction. If these devices remain set, the CHK instruction cannot be executed again.


The pointer P254 must always be specified as jump destination in the head of the CHK instruction. This pointer indicates the begin of a failure check.

The CHK instruction can be written to any desired step in the sequence program. However, it can only be programmed once within one program.


The CHK instruction cannot be written in the RUN operation mode of the CPU.

The check conditions have to be set via the LD or AND instruction prior to the CHK instruction. Other contact commands cannot set the check condition. If the ANI instruction is applied to set the check condition, the failure check will not be processed.

The failure check is performed in the order of input contact numbers that are specified as check variables. If more than one error is detected, only the error code with the higher priority is stored.



The error code stored in d2 depends on the stored fault condition and on the contact number:



¹ Contact number 1

The error code numbers displayed after the execution of the CHK instruction indicate the kind of error occurred. Prepare a troubleshooting table corresponding to the system for quick remedies.

Error code No.	Cause	Corrective action
301	Conveyor 1: Retract run occurred when the advance limit switch was not actuated	- Check limit switch X1 - Check conveyor
302	Conveyor 1:	
	•••	

² Contact number 50


³ Contact number 51

⁴ Contact number 100

⁵ Contact number 101

⁶ Contact number 150

Overview of error code numbers



¹ high priority

² priority


³ low priority

⁴ error code number

Operation Errors

In the following cases an operation error occurs and the error flag is set (the numbers in brackets refer to the following diagrams):

- Two input contacts are connected in parallel in the check conditions (1) or in the head of the CJ instruction (2).
- A NOP instruction is programmed within the check conditions of the CHK instruction (3).
- The jump destination P254 does not exist in the program (4).
- The check conditions of the CHK instruction contain more than 150 input devices (5).
- There is no jump instruction (CJ) prior to the CHK instruction (CJ)(6).



⁷ More than 150 input contacts

7.10.3 CHKCIR, CHKEND

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
		● ¹	●1	•	● ²

¹ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions (CHKEND only).

Devices MELSEC Q

I												
			Devices n, User)	File	MELSE(Direct	CNET/10 J_N_	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
l		Bit Word Register		Bit	Word	Module U□\G□	Žn					
I	-	_	_	_	_	_	_	_	_	_	SM0	1

GX IEC Developer



GX Developer

Set Data	Meaning	Data Type
_		

 $^{^{\}rm 2}$ Not available for Q00JCPU, Q00CPU and Q01CPU

Functions Generating check circuits for the CHK instruction

CHKCIR, CHKEND Start and end instructions for a program part with generated check circuits.

The CHKCIR and CHKEND instructions alter check circuits for the CHK instruction. Any required check format can be generated. The actual failure check is performed via the CHKST and CHK instructions.

The failure check is executed via the error check curcuits programmed between the CHK and the CHKEND instruction.

NOTE

If the check circuit format for the CHK instruction was altered via the CHKCIR and CHKEND instructions, connected peripheral devices have to be started up in "General Mode", and a program expansion has to be performed.


In cases where a peripheral device is started up by a Q2A, Q2AS, Q3A or Q4A CPU and an attempt was made to generate altered error check circuits for the CHK instruction via CHKCIR and CHKEND instructions, accurate processing cannot be ensured.

From the error check circuits between the CHKCIR and CHKEND instructions altered error check circuits are generated through index qualification. The error check circuits programmed between these instructions can be assigned 9 annunciators (F1 - F9). Index qualification is performed through the addition of contact numbers designated prior to the CHK instruction and contact numbers of the error check circuits. For example, the contact X10 in the error check circuits shown below will be assigned X12 and X18 in the index qualified check circuits due to the contacts X2 and X8, programmed prior to the CHK instruction.

The error check algorithm depends on the status of the special relay SM710 as follows:


SM710 is reset (0):

First in this case, each contact number in the error check circuit programmed between the CHKCIR and CHKEND instruction is index qualified with the first contact number designated prior to the CHK instruction. Then, each programmed check circuit is index qualified again with the second contact number designated prior to the CHK instruction. This operation is completed as for any programmed check circuit with assigned annunciator (F) a total of new check circuits equivalent to the number of input contacts of the CHK instruction exists.



SM710 is set (1):

First in this case, the first programmed error check circuit with assigned annunciator is index qualified with all contact numbers programmed prior to the CHK instruction. Then, the following check circuit is index qualified with all contact numbers programmed prior to the CHK instruction. This operation is completed as for any programmed check circuit with assigned annunciator (F) a total of new check circuits equivalent to the number of input contacts of the CHK instruction exists.



During error check of the index qualified error check circuits, the outputs (F) that can only be set via the OUT F instruction are checked for their status. If an output (F) is set, the special relay SM80 is set. The error code consisting of contact number and error check circuit (F1 - F9) is stored in special register SD80 in BCD data format.

The error check circuits between the CHKCIR and CHKEND instruction can be programmed with the following instructions:

Contacts:

LD, LDI, AND, ANI, OR, ORI, ANB, ORB, MPS, MPP, MRD, comparison operation instructions. Coils:

OUT F

The inputs X and outputs Y have to be programmed as devices for the contacts.


Only annunciators (F) can be programmed as outputs of error check circuits. The error check circuits can be specified any random designation from F0 on, since these outputs are processed as dummy contacts. For this reason, no errors occur with annunciators (F) overlapping.

The status of annunciators (F) can even be checked accurately, if one annunciator (F) is programmed twice beyond the CHK instruction, because both of these annunciator functions are processed separately.

Since the status (0/1) of annunciators (F) applied by the CHK instruction is not updated, the annunciators even remain reset, if they are monitored by a peripheral device.

The error check circuits programmed between the CHKCIR and CHKEND instructions can be created with maximum 256 program steps (contact branches) and 9 outputs (annunciators F1-F9) addressed by OUT F instructions.

The error check circuits between the CHKCIR and CHKEND instructions are designated from top error check circuit 1 (F0) to bottom error check circuit 9 (F8).



The CHKCIR and CHKEND instructions can be programmed at any program step of the sequence program. In total, these instructions may only exist twice in all program files to be executed and once within one program file.

The CHKCIR and CHKEND instructions cannot be applied in low-speed programs, otherwise an operation error occurs and the CPU terminates processing.

Operation Errors

In the following cases an operation error occurs and the error flag is set:

- The CHKCIR and CHKEND instructions appear more than twice in all program files (error code 4235).
- The CHKCIR and CHKEND instructions appear more than once within one program file (error code 4235).
- The CHKEND instruction is not executed after the CHKCIR instruction (error code 4230).
- The CHKEND instruction is executed without a preceding CHKCIR instruction (error code 4230).
- The CHKCIR and CHKEND instructions are programmed in a low-speed program (error code 4235)
- More than 9 annuciators (F) (error check circuits) are addressed (error code 4235).
- The created error check circuits contain more than 256 program steps (contact branches) (error code 4235).
- The error check circuits contain invalid devices (error code 4235).
- The error check circuits contain devices already index qualified (error code 4235).

NOTE

The following errors occurring during program expansion at a peripheral device prevent the program expansion from execution:


- The error check circuits contain invalid devices.
- The error check circuits contain devices already index qualified.

Correct the error check circuits accordingly, if any of the errors above occur.

Program Example

CHKCIR, CHKEND

The following program creates index qualified error check circuits. The operations of this program are illustrated under the topic "functions". In addition, the MELSEC and IEC instruction lists are shown below.



7.10.4 SLT, SLTR

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	●1	•	•	•	

¹ Except A1N CPU.


Devices MELSEC A

ſ			Usable Devices									tion	of steps		Carry	Error														
			Bit	Dev	ices				١	Vord	De	vice	ces (16-bit)			i-bit)		Constant Pointer Level		Pointer Level		Pointer Level		Pointer Level		signa		ex	Flag	Error Flag
	X	Y	M	L	s	В	F	Т	С	D	w	R	AO	A1	Z	v	K	H (16#)	Р	ı	N	Digit des	Number	pul		M9010 M9011				
I																							1							

Devices MELSEC Q

ſ		Usable Devices											
		Internal (Systen	Devices n, User)	File	MELSE(Direct	CNET/10 J_N_	Special Function	Index Register	Constant	Other	Error Flag	Number of steps	
l		Bit Word Registe		Register	Bit	Word	Module U□\G□	Žn					
ŀ	_	_	_	_	_	_	_	_	_	_	_	1	

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type
_	_	_

Functions Setting and resetting status latch

SLT Set status latch

Although the program execution is monitored by the GX IEC Developer, not any status of devices can be transmitted and displayed. For this purpose the CPU supplies a special status memory area (status latch). The status latch memory is set via parameter settings and stores the data of one program scan (refer to the manuals of the GX Developer for further details).

The SLT instruction executes the temporary storage of specified device data. The data are stored in the status latch memory and can be checked and displayed.

The SLT instruction can only be executed once within one program scan. For another execution of the SLT instruction, it has to be reset (re-enabled) via the SLTR instruction.

SLTR Reset status latch

The SLTR instruction clears the data temporarily stored in the status latch area, and resets (reenables) the SLT instruction.

The SLT instruction can only be executed once within one program scan. For another execution of the SLT instruction, it has to be reset (re-enabled) via the SLTR instruction.

NOTE Please check, whether these functions are available and supported by your version of the GX IEC Developer.


Refer to the user's manuals for the CPUs and the GX Developer for further details on status latch operations.

The execution of the SLT instruction increases the program scan time depending on the CPU type. The setting value of the watch dog timer has to be set according to the increased program scan time. Refer to the user's manual of the according CPU for the amount of time increased.

Program Example

SLT/SLTR

While X0 is set, the following program executes the SLT instruction. While X1 is set, the SLTR instruction resets the SLT instruction.



7.10.5 STRA, STRAR

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•	•	


Devices MELSEC A

	Usable Devices													ıtion	steps		Carry	Error								
	Bit Devices							Word Devices (16-bit)				Constant Pointer Level		signati	of	qex	Flag	Flag								
	X	Y	M	L	s	В	F	Т	С	D	w	R	AO	A1	Z	V	K	H (16#)	Р	ı	N	Digit des	Number	므	M9012	M9010 M9011
																							1			


Devices MELSEC Q

	Usable Devices											
Internal Devices (System, User)		File Register		MELSECNET/10 Direct J□N□		Index Register	Constant	Other	Error Flag	Number of steps		
Bit			Bit	Word	Module U□\G□	Žn						
_	_	_	_	_	_	_	_	_	_	1		

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type
_	_	_

Functions

Setting and resetting sampling trace

STRA Set sampling trace

The sampling trace monitors the data and status of specified devices for a specified period of time and stores the cumulative data of the traced devices in a separate storage area. The selection of devices and the trace period are specified via parameters.

STRAR Reset sampling trace

The STRAR instruction clears the data from the sampling trace program file, and resets the STRA instruction and the special relay M9043 (A series) or the special relay SM801 - SM805 (Q series and System Q) respectively.

The STRA instruction can only be executed once again after the execution of the STRAR instruction.

NOTE

Please check, whether these functions are available and supported by your version of the GX IEC Developer.

Refer to the user's manuals for the CPUs and the GX Developer for further details on sampling trace operations.


The execution of the SLT instruction increases the program scan time depending on the CPU type. The setting value of the watch dog timer has to be set according to the increased program scan time. Refer to the user's manual of the according CPU for the amount of time increased.

While accessing a ROM, the STRA or STRAR instruction cannot be executed (A series only).

Program Example

STRA/STRAR

While X0 is set, the following program executes an STRA instruction. While X1 is set, the STRAR instruction resets the STRA instruction.



7.10.6 PTRA, PTRAR, PTRAEXE, PTRAEXEP


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	

Devices MELSEC Q

				·	Jsable Dev	ices					
	Internal Devices (System, User) Bit Word		File	MELSECNET/10 Direct J□N□		Special Function	Index Register	Constant	Other	Error Flag	Number of steps
			Register			Module U□\G□	Žn				
	_	_	_	_	_	_	_	_	_	_	1

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type
_	_	_

Functions Setting, resetting, and executing program trace

PTRA Set program trace

The program trace monitors the data and status of devices specified by programs for a specified period of time and stores the cumulative data of the traced programs in a separate storage area.

The PTRA instruction enables tracing programs for a specified number of trace scans and storing the data temporarily in a separate storage area of the CPU for the program trace operation. The PTRAEXE instruction starts the program trace execution. The special relays SM810 - SM812 require to be set (1) for data storage.

On execution of the PTRA instruction the special relay SM813 is set. After execution of the specified number of trace scans the data is stored for further processing and the program trace is terminated.

If the special relay SM811 is reset during program trace, the trace operation is terminated.

After the execution of the PTRA instruction is completed, the special relay SM815 is set.

Before the PTRA instruction can be executed once again, the PTRAR instruction has to be executed.

The results of the program trace operation can be monitored by a peripheral device.

PTRAR Reset program trace

The PTRAR instruction clears the data from the program trace program file, and resets the PTRA instruction and the special relays SM811– SM815.

The PTRA instruction can only be executed once again after the execution of the PTRAR instruction.

PTRAEXE Execute program trace

The PTRAEXE instruction starts the program scan execution.

If the special relay SM811 is reset during program trace, the trace operation is terminated.

If the execution condition for the PTRAEXE instruction is not set, program trace will not be executed.

NOTE Please check, whether these functions are available and supported by your version of the GX Developer.

Refer to the user's manuals for the CPUs and the GX Developer for further details on program trace operations.

7.11 Character string processing instructions

Function	MELSEC Instruction in	MELSEC Instruction in
	MELSEC Editor	IEC Editor
		BINDA_MD
	BINDA	BINDA _K_MD
		BINDA_S_MD
		BINDA_P_MD
	BINDAP	BINDA_K_P_MD
Conversion of 16-/32-bit binary data into		BINDA_P_S_MD
decimal values in ASCII code		DBINDA_MD
	DBINDA	DBINDA_K_P_MD
		DBINDA_P_S_MD
		DBINDA_P_MD
	DBINDAP	DBINDA_K_P_MD
		DBINDA_P_S_MD
		BINHA_MD
	BINHA	BINHA_K_MD
		BINHA_S_MD
		BINHA_P_MD
	BINHAP	BINHA_K_P_MD
Conversion of		BINHA_P_S_MD
BIN 16-/32-bit binary data into ASCII code		DBINHA_MD
	DBINHA	DBINHA_K_MD
		DBINHA_S_MD
		DBINHA_P_MD
	DBINHAP	DBINHA_K_P_MD
		DBINHA_P_S_MD
		BCDDA_MD
	BCDDA	BCDDA_K_MD
		BCDDA_S_MD
		BCDDA_P_MD
	BCDDAP	BCDDA_K_P_MD
Conversion of 4-/8-digit BCD data into		BCDDA_P_S_MD
ASCII code		DBCDDA_MD
	DBCDDA	DBCDDA_K_MD
		DBCDDA_S_MD
		DBCDDA_P_MD
	DBCDDAP	DBCDDA_K_P_MD
		DBCDDA_P_S_MD

Function	MELSEC Instruction in MELSEC Editor	MELSEC Instruction in IEC Editor
		DABIN_MD
	DABIN	 DABIN_S_MD
		DABIN_P_MD
Conversion of	DABINP	DABIN_P_S_MD
decimal ASCII data into BIN 16-/32-bit binary data		DDABIN_MD
	DDABIN	DDABIN_S_MD
		DDABIN_P_MD
	DDABINP	DDABIN_P_S_MD
		HABIN_MD
	HABIN	HABIN_S_MD
Conversion of	HABINP	HABIN_P_MD
hexadecimal ASCII data into BIN 16-/32-bit binary data		HABIN_P_S_MD
Birt 10 /02 bir biriary data	DHABIN	DHABIN_MD
		DHABIN_S_MD
	DHABINP	DHABIN_P_MD
		DHABIN_P_S_MD
	DABCD	DABCD_MD
		DABCD_S_MD
	DABCDP	DABCD_P_MD
Conversion of decimal ASCII data into		DABCD_P_S_MD
4-/8-digit BCD data	DDABCD	DDABCD_MD
		DDABCD_S_MD
	DDABCDP	DDABCD_P_MD
	22/2021	DDABCD_P_S_MD
	COMRD	COMRD_MD
Read-out of comment data	COMITIE	COMRD_S_MD
riead-out of comment data	COMRDP	COMRD_P_MD
	COMINDF	COMRD_P_S_MD
		LEN_E
Detection of above stay attains loweth	LEN	LEN_MD
Detection of character string length		LEN_S_MD
	LENP	LEN_P_S_MD
		STR_MD
	STR	STR_K_MD
		STR_S_MD
		STR_P_MD
	STRP	STR_K_P_MD
Conversion of		STR_P_S_MD
BIN 16-/32-bit binary data into character string data		DSTR_MD
S. a. actor cirring data	DSTR	DSTR_K_MD
		DSTR_S_MD
		DSTR_P_MD
	DSTRP	DSTR_K_P_MD
	DOTTII	DSTR_R_F_MD DSTR_P_S_MD
		DOLUTE OF IMID

Function	MELSEC Instruction in MELSEC Editor	MELSEC Instruction in IEC Editor
	\/A1	VAL_MD
	VAL	VAL_S_MD
		VAL_P_MD
Conversion of character string data	VALP	VAL_P_S_MD
into BIN 16-/32-bit binary data		DVAL_MD
	DVAL	DVAL_S_MD
		DVAL_P_MD
	DVALP	DVAL_P_S_MD
Conversion of floating point data into	ESTR	ESTR_M
character string data	ESTRP	ESTRP_M
Conversion of character string data	EVAL	EVAL_M
into decimal floating point data	EVALP	EVALP_M
		ASC_MD
	ASC	ASC_K_MD
Conversion of alphanumerical		ASC_S_MD
character strings into ASCII code		ASC_P_MD
	ASCP	ASC_P_S_MD
		ASC_K_P_MD
		HEX_S_MD
	HEX	HEX_MD
		HEX_K_MD
Conversion of hexadecimal ASCII values into binary values		HEX_P_S_MD
	HEXP	HEX_P_MD
	112/11	HEX_K_P_MD
		RIGHT_M
Established follows the other states	RIGHT	RIGHT
Extraction of character string data (right part of character string)	THOTT	RIGHT_E
<u> </u>	RIGHTP	RIGHTP_M
	THAITT	LEFT_M
	LEFT	LEFT
Extraction of character string data (left part of character string)		LEFT_E
_	LEFTP	LEFTP_M
5	MIDR	MIDR_M
Random extraction of parts from character strings	MIDRP	MIDRP_M
Selecting and moving parts of	MIDW	MIDW_M
character strings into a		
character string	MIDWP	MIDWP_M
Search for character strings	INSTR	INSTR_M
	INSTRP	INSTRP_M
Floating point data conversion with	EMOD	EMOD_M
BCD representation	EMODP	EMODP_M
BCD data conversion with decimal	EREXP	EREXP_M
floating point format	EREXPP	EREXPP_M

7.11.1 BINDA, BINDAP, DBINDA, DBINDAP

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
		● ¹	● ¹	•	$lacksquare^2$

Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.

Devices MELSEC Q

				ı	Jsable Dev	ices					
		Devices n, User)	File	MELSECNET/10 Direct J□\□		Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)			
s	•	•	•	•	•	•	•	•	_	_	3
d	_	•	•	_	_	_	_	_	_] 3

GX IEC Developer



GX Developer




Cat Data	Mooning	Data Type	
Set Data	Meaning	MELSEC	IEC
s	Binary data to be converted into ASCII format.	BIN 16-/32-bit	ANY16/32
d	First number of device storing the conversion result.	Character string	Array [14]/ [16] of ANY16

 $^{^{\}rm 2}\,{\rm Not}$ available for Q00JCPU, Q00CPU and Q01CPU

Functions

Conversion of 16-/32-bit binary data into decimal values in ASCII code BINDA Conversion of 16-bit binary data

The BINDA instruction converts a 16-bit binary value specified by s into a decimal value in ASCII code and stores it in the device specified in d (Array_d[1]) through d+3 (Array_d[4]).



¹ 16-bit binary data

The value specified by s is stored as decimal value in ASCII code beginning from d (Array_d[1]) through d+3 (Array_d[4]).

The 16-bit binary value may range from -32768 to 32767.

The results of the conversion operations are stored in d as follows:

If the 16-bit binary value is positive, the sign character is stored as "20H".

If the 16-bit binary value is negative, the sign character is stored as "2DH".

The stored sign character "20H" replaces the preceding zeroes.

For the value 00325 the zeroes of the digits of tenthousands and thousands are replaced by "20H" so that only the actually required digits are stored.

The storage of data in the device specified by d+3 (Array_d[4]) depends on the status of the relay SM701.

If the relay is not set, a zero "00H" is stored in the area d+3 (Array_d[4]).

If the relay is set, the value in d+3 (Array_d[4]) remains unchanged.

² Digit of tenthousands in ASCII code/ sign character

³ Digit of hundreds in ASCII code/ digit of thousands in ASCII code


⁴ Digit of ones in ASCII code/ digit of tens in ASCII code

⁵ With the relay SM701 not set

¹ Binary value


DBINDA Conversion of 32-bit binary data

The DBINDA instruction converts 32-bit binary data specified by s and s+1 into a decimal value in ASCII code and stores it in the device specified in d (Array_d[1]) through d+5 (Array_d[6]).



¹ Upper 16 bits

The value specified by s and s+1 is stored beginning from d (Array_d[1]) through d+5 (Array_d[6]) as decimal value in ASCII code.



The 32-bit binary value specified by s may range from -2147483648 to 2147483647.

The results of the conversion operation are stored in d (Array_d[1]) through d+5 (Array_d[6]) as follows:

If the binary value is positive, the sign character is stored as "20H".

If the binary value is negative, the sign character is stored as "2DH".

The stored sign character "20H" replaces the preceding zeroes.

For the value 0012034560 the zeroes of the digits of billions and hundred millions are replaced by "20H" so that only the actually required digits are stored.

² Lower 16 bits

³ 32-bit binary data

⁴ Sign character/ digit of billions in ASCII code

⁵ Digit of ten millions/ digit of one hundred millions in ASCII code

⁶ Digit of one hundred thousands/ digit of millions in ASCII code

⁷ Digit of thousands/ digit of ten thousands in ASCII code

⁸ Digit of tens/ digit of hundreds in ASCII code

^{9 0} or 20H/ digit of ones in ASCII code

¹⁰With the relay SM701 not set (0)/ with the relay SM701 set (20H)

The storage of data in the upper 8 bits of the device specified by d+5 (Array_d[6]) depends on the status of the relay SM701.


If this relay is not set, a zero "00H" is stored in the area d+5 (Array_d[6]).

If this relay is set, a space character (20H) is stored in the area d+5 (Array_d[6).

Program Example 1

BINDAP

With leading edge from SM400, the following program outputs the value of the 16-bit binary data in W0 as decimal value in ASCII code via the BINDAP instruction. The PR instruction outputs the characters at Y40 through Y48.




¹ Binary value

² Output

Program Example 2

DBINDAP

With leading edge from SM400, the following program outputs the value of the 32-bit binary data in W10 and W11 as decimal value in ASCII code via the DBINDAP instruction. The PR instruction outputs the characters at Y40 through Y48.



¹ Output

NOTE

These program examples will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

² Binary value

7.11.2 BINHA, BINHAP, DBINHA, DBINHAP

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
		● ¹	● ¹	•	$lacksquare^2$

¹ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.


Devices MELSEC Q

		Usable Devices									
		Devices n, User)	File		CNET/10 J_N_	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)			
s	•	•	•	•	•	•	•	•	_	_	3
d	_	•	•	_	_	_	_	_	_	_	3

GX IEC Developer



GX Developer




Set Data	Magning	Data Type		
	Meaning	MELSEC	IEC	
s	Binary data to be converted into ASCII format.	BIN 16-/32-bit	ANY16/32	
d	First number of device storing the conversion result.	Character string	Array [13]/ [15] of ANY16	

 $^{^{\}rm 2}\,{\rm Not}$ available for Q00JCPU, Q00CPU and Q01CPU

Functions

Conversion of 16-/32-bit binary data into hexadecimal values in ASCII code BINHA Conversion of 16-bit binary data

The BINHA instruction converts 16-bit binary data specified by s into a hexadecimal value in ASCII code and stores it in the devices specified by d (Array_d[1]) through d+2 (Array_d[3]).



¹ 16-bit binary data

The value specified by s is stored in ASCII code in d (Array_d[1]) through d+2 (Array_d[3]).

The 16-bit binary data specified by s may range from 0H to FFFFH.

The conversion result is stored as 4-digit hexadecimal value in d (Array_d[1]) through d+2 (Array_d[3]).

If one of the digits is 0, this digit is processed as value 0 (zeroes are not suppressed).

The storage of the data in the device specified by d+2 (Array_d[3]) depends on the status of the relay SM701 as follows:

If this relay is not set, a zero "00H" is stored in the area d+2 (Array_d[3]).

If this relay is set, the value in d+2 (Array_d[3]) remains unchanged.

7 - 254

² ASCII code of the 3rd digit/ ASCII code of the 4th digit

³ ASCII code of the 1st digit/ ASCII code of the 2nd digit


⁴ With the relay SM701 not set

¹ 16 bit binary data

² With the relay SM701 not set


DBINHA Conversion of 32-bit binary data

The DBINHA instruction converts 32-bit binary data specified by s and s+1 into a hexadecimal value in ASCII code and stores it in the devices specified by d (Array_d[1]) through d+4 (Array_d[5]).



¹ Upper 8 bits

The value "03AC625EH" specified in s and s+1 is stored in d as follows:



¹ BIN 32-bit data

The 32-bit binary value specified by s and s+1 may range from 0_H to FFFFFFFH.

The conversion result is stored as 8-digit hexadecimal value in d (Array_d[1]) through d+4 (Array_d[5]).

If one of the digits is 0, this digit is processed as value 0 (zeroes are not suppressed).

The storage of the data in the device specified by d+4 (Array_d[5]) depends on the status of the relay SM701 as follows:

If this relay is not set, a zero "00H" is stored in the area d+4 (Array_d[5]).

If this relay is set, the value in d+4 (Array_d[5]) remains unchanged.

² Lower 8 bits

³ 32-bit binary data

⁴ ASCII code of the 7th digit/ ASCII code fo the 8th digit

⁵ ASCII code of the 5th digit/ ASCII code of the 6th digit

⁶ ASCII code of the 3th digit/ ASCII code of the 4th digit


⁷ ASCII code of the 1st digit/ ASCII code of the 2nd digit

⁸ With the relay SM701 not set

Program Example 1

BINHAP

With leading edge from SM400, the following program outputs the value of the 16-bit binary data in W0 as decimal value in ASCII code via the BINHAP instruction. The PR instruction outputs the characters at Y40 through Y48.




¹ Output

² Binary data

Program Example 2

DBINHAP

With leading edge from SM400, the following program outputs the value of the 32-bit binary data in W10 and W11 via the DBINHAP instruction as decimal value in ASCII code. The PR instruction outputs the characters at Y40 through Y48.



¹ Output

NOTE

These program examples will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

² Binary value

7.11.3 BCDDA, BCDDAP, DBCDDA, DBCDDAP

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
		● ¹	● ¹	•	lacksquare

Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.


Devices MELSEC Q

			Usable Devices									
		Internal (Systen		File		CNET/10 J_N_	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
		Bit	Word	Register	Bit	Word	Module U□\G□	Žn	ð			
;	s	•	•	•	•	•	•	•	•	_	SM0	3
	d		•	•	_	_	_	_	_	_	SIVIU	3

GX IEC Developer



GX Developer




Set Data	Mooning	Data Type		
	Meaning	MELSEC	IEC	
s	BCD data to be converted into ASCII format.	Word	ANY16/32	
d	First number of device storing the conversion result.	Character string	Array [13]/ [15] of ANY16	

² Not available for Q00JCPU, Q00CPU and Q01CPU

Conversion of 4-/ 8-digit BCD data into ASCII code


BCDDA Conversion of 4-digit BCD data

The BCDDA instruction converts 4-digit BCD data specified by s into the ASCII format and stores it in the devices specified by d (Array_d[1]) through d+2 (Array_d[3]).



- ¹ Digit of thousands
- ² Digit of hundreds
- 3 Digit of tens
- ⁴ Digit of ones
- ⁵ With the relay SM701 not set
- ⁶ ASCII code of the 3rd digit/ ASCII code of the 4th digit
- ⁷ ASCII code of the 1st digit/ ASCII code of the 2nd digit

The value 9105 specified in d is stored as follows:



The BCD value specified in s may range from 0 to 9999.

The conversion result is stored in d (Array_d[1]) through d+2 (Array_d[3]).

If one of the digits is 0, this digit is processed as "30H" (zeroes are not suppressed).


The storage of the data in the device specified by d+2 (Array_d[3]) depends on the status of the relay SM701 as follows:

If this relay is not set, a zero "00H" is stored in the area d+2 (Array_d[3]).

If this relay is set, the value in d+2 (Array_d[3]) remains unchanged.


DBCDDA Conversion of 8-digit BCD data

The DBCDDA instruction converts 8-digit BCD data specified by s and s+1 into the ASCII format and stores it in the devices specified by d (Array_d[1]) through d+4 (Array_d[5]).



¹ Digit of ten millions

The value 01234056 specified in s and s+1 is stored in d as follows:



The BCD value specified by s and s+1 may range from 0 to 999999999.

The conversion result is stored in d (Array d[1]) through d+4 (Array d[5]).

If one of the digits is 0, this digit is processed as "30H" (zeroes are not suppressed).

The storage of the data in the device specified by d+4 (Array_d[5]) depends on the status of the relay SM701.

If this relay is not set, a zero "00H" is stored in the area d+4 (Array_d[5]).

If this relay is set, the value in d+4 (Array_d[5]) remains unchanged.

² Digit of millions

³ Digits of hundred thousands

⁴ Digit of ten thousands

⁵ Digit of thousands

⁶ Digit of hundreds

⁷ Digit of tens

⁸ Digit of ones

⁹ ASCII code of the 7th digit/ ASCII code of the 8th digit

 $^{^{10} \}text{ASCII}$ code of the 5th digit/ ASCII code of the 6th digit

¹¹ASCII code of the 3rd digit/ ASCII code of the 4th digit

¹²ASCII code of the 1st digit/ ASCII code of the 2nd digit

¹³With the relay SM701 not set

Operation Errors


In the following cases an operation error occurs and the error flag is set:

- The BCD data in s exceed the range of 0 to 9999 during the execution of the BCDDA instruction (error code: 4100).
- The BCD data in s exceed the range of 0 to 99999999 during the execution of the DBCDDA instruction (error code: 4100).

Program Example 1


BCDDAP

With leading edge from SM400, the following program outputs the value of the 4-digit BCD data in W0 as decimal value in ASCII code via the BCDDAP instruction. The PR instruction outputs the characters at Y40 through Y48.



DBCDDAP

With leading edge from SM400, the following program outputs the value of the 8-digit BCD data in W10 and W11 as decimal value in ASCII code via the PR instruction. The PR instruction outputs the characters at Y40 through Y48.



NOTE

These program examples will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

7.11.4 DABIN, DABINP, DDABIN, DDABINP

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
		● ¹	● ¹	•	$lacksquare^2$

Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.

Devices MELSEC Q

		Usable Devices											
	Internal Devices (System, User)		File		CNET/10 J_N_	Special Function	Index Register	Constant	Other	Error Flag	Number of steps		
	Bit	Word	Register	Bit	Word	Module U⊡\G□	Žn	ð					
s	_	•	•		_	_	_	•	1	OMO	3		
d	•	•	•	•	•	•	•	_	_	SM0	3		

GX IEC Developer



GX Developer



Variables


Set Data	Magning	Data Type			
	Meaning	MELSEC	IEC		
s	Storage area storing the ASCII data to be converted.	Character string	Array [13]/ [16] of ANY16		
d	Storage area storing the conversion result.	BIN 16-/32-bit	ANY16/32		

 $^{^{\}rm 2}\,{\rm Not}$ available for Q00JCPU, Q00CPU and Q01CPU

Conversion of decimal ASCII data into BIN 16-/32-bit binary data

DABIN Conversion of BIN 16-bit binary data

The DABIN instruction converts the decimal ASCII data specified in the area s (Array_s[1]) through s+2 (Array_s[3]) into the BIN 16-bit format and stores it in the devices specified by d.



¹ ASCII code of the digit of ten thousands/ sign character

The value specified in the area s (Array_s[1]) through s+2 (Array_s[3]) is stored in d as -25018H as follows:

The ASCII value specified by s (Array_s[1]) through s+2 (Array_s[3]) may range from -32768 to 32767.

The sign character is stored as "20H" if the binary value is positive.

For a negative result the value "2DH" is stored.

Each stored digit of the ASCII code may range from "30H" to "39H".

If a digit contains the value "20H" or "00H", this value will be overwritten automatically with the value "30H".


² ASCII code of the digit of hundreds/ ASCII code of the digit of thousands

³ ASCII code of the digit of ones/ ASCII code of the digit of tens

⁴ BIN 16-bit binary data


DDABIN Conversion into BIN 32-bit data

The DDABIN instruction converts the decimal ASCII data specified in the area s (Array_s[1]) through s+5 (Array_s[6]) into the BIN 32-bit format and stores it in the devices specified by d and d+1.



¹ BIN 32-bit binary data

The value specified in the area s (Array_s[1]) through s+5 (Array_s[6]) is stored in d as -1234543210H as follows:



The ASCII value specified in s (Array_s[1]) through s+5 (Array_s[6]) may range from -2147483648 to 2147483647.

The sign character is stored as "20H" if the binary value is positive.

For a negative result the value "2DH" is stored.

Each stored digit of the ASCII code may range from "30H" to "39H".

If a digit contains the value "20H" or "00H", this value will be overwritten automatically with the value "30H".

² Lower 16-bit

³ Upper 16-bit

⁴ ASCII code of the digit of billions/ sign character

⁵ ASCII code of the digit of ten millions/ ASCII code of the digit of hundred millions

⁶ ASCII code of the digit of hundred thousands/ ASCII code of the digit of millions

⁷ ASCII code of the digit of thousands/ ASCII code of the digit of ten thousands

⁸ ASCII code of the digit of tens/ ASCII code of the digit of hundreds

⁹ Is ignored/ ASCII code of the digit of tens

Operation Errors

In the following cases an operation error occures and the error flag is set:

- The sign character stored in the lower 16 bits of the device s (Array_s[1]) contains a value different from "30H" to "39H, "20H" or "00H" (error code 4100).
- The ASCII code stored in the area s (Array_s[1]) through s+5 (Array_s[6]) contains values different from "30H" to "39H, "20H" to "00H" (error code 4100).
- The ASCII code stored in the area s (Array_s[1]) through s+5 (Array_s[6]) exceeds the following range of values:


For the DABIN instruction -32768 to 32767

For the DDABIN instruction -2147483648 to 2147483647 (error code 4100).

Program Example 1

DABINP

With leading edge from SM400, the following program converts the five-digit decimal ASCII value in D20 (var_D20 Array [0]) through D22 (var_D20 Array [2]) into a binary value and stores it in D0.




¹ Is read as -00276

² Binary value

DDABINP

With leading edge from SM400, the following program converts the ten-digit decimal ASCII value in D20 (var_D20 Array [0]) through D25 (var_D20 Array [5]) into a binary value and stores it in D10 and D11.



¹ Is read as +0003968370

NOTE

These program examples will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

² Binary value

7.11.5 HABIN, HABINP, DHABIN, DHABINP

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
		● ¹	● ¹	•	● ²

Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.


Devices MELSEC Q

		Usable Devices										
	Internal Devices (System, User)		System, User) File Dii		J□\□ Functio		Special Index Register		Other	Error Flag	Number of steps	
	Bit	Word	Register	Bit	Word	Module U⊡\G□	Žn	ð				
s	_	•	•	_	_	_	_	•	_	SM0	3	
d	•	•	•	•	•	•	•	_	_	SIVIU	ا	

GX IEC Developer



GX Developer




Variables

Set Data	Magning	Data Type			
	Meaning	MELSEC	IEC		
s	Storage area storing the ASCII data to be converted.	Character string	ANY32/Array [14] of ANY16		
d	Storage area storing the conversion result.	BIN 16-/32-bit	ANY16/32		

 $^{^{\}rm 2}\,{\rm Not}$ available for Q00JCPU, Q00CPU and Q01CPU


Conversion of hexadecimal ASCII data into BIN 16-/32-bit binary data HABIN Conversion into BIN 16-bit data

The HABIN instruction converts the hexadecimal ASCII data in the device specified by s and s+1 into the BIN 16-bit binary format and stores it in the devices specified by d.



¹ ASCII code for the 3rd digit/ ASCII code for the 4th digit

The value "5A8DH" specified in s through s+1 is stored after being processed as follows:



The ASCII value specifed in s through s+1 may range from 0000 H to FFFFH.


Each stored digit of the ASCII code may range from "30H" to "39H" and "41H" und "46H".

² ASCII code for the 1st digit/ ASCII code for the 2nd digit

³ BIN 16-bit binary data


DHABIN Conversion into BIN 32-bit data

The DHABIN instruction converts the hexadecimal ASCII data specified in the area s (Array_s[1]) through s+3 (Array_s[4]) into the BIN 32-bit format and stores it in the devices specified by d and d+1.



¹ ASCII code of the 7th digit/ ASCII code of the 8th digit

The value "5CB807E1" specified in s (Array_s[1]) through s+3 (Array_s[4]) is stored after being processed in d and d+1 as follows:



The ASCII value specified in s (Array_s[1]) through s+3 (Array_s[4]) may range from 00000000H and FFFFFFFH.

Each stored digit of the ASCII code may range from "30H" to "39H" and "41H" und "46H".

Operation Errors

In the following cases an operation error occurs and the error flag is set:

● The ASCII code stored in the area s (Array_s[1]) through s+3 (Array_s[4]) exceeds the relevant range of "30H" to "39H" and "41H" to "46H" (error code 4100).

² ASCII code of the 5th digit/ ASCII code of the 6th digit

³ ASCII code of the 3rd digit/ ASCII code of the 4th digit

⁴ ASCII code of the 1st digit/ ASCII code of the 2nd digit


⁵ Upper 16 bits

⁶ Lower 16 bits

⁷ BIN 32-bit binary data

HABINP


With leading edge from SM400, the following program converts the 4-digit ASCII value in D20 (var_D20 Array [0]) through D21 (var_D20 Array [1]) into a binary value and stores it in D0.



Program Example 2

DHABINP

With leading edge from SM400, the following program converts the 8-digit ASCII value in D20 (var_D20 Array [0]) through D23 (var_D20 Array [3]) into a binary value and stores it in D10 and D11.



NOTE

These program examples will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

7.11.6 DABCD, DABCDP, DDABCDP

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
		● ¹	● ¹	•	● ²

Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.

Devices MELSEC Q

		Usable Devices													
	Internal Devices (System, User)				File			Special Function		Elipotion Index	Function Index Co		Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word		ð								
S	_	•	•	_	_	_	_	•	1	SM0	3				
d	•	•	•	•	•	•	•	_	_	SIVIU	3				

GX IEC Developer



GX Developer



Variables


Set Data	Meaning	Data Type			
Set Data	Meaning	MELSEC	IEC		
s	Storage area storing the ASCII data to be converted.	Character string	ANY32/ Array [14] of ANY16		
d	Storage area storing the conversion result.	4-/8-digit BCD data	ANY16/32		

² Not available for Q00JCPU, Q00CPU and Q01CPU

Conversion of decimal ASCII data into 4-/8-digit BCD data

DABCD Conversion into 4-digit BCD data

The DABCD instruction converts the decimal ASCII data in s and s+1 into the 4-digit BCD data format and stores it in the devices specified by d.



¹ ASCII code of the digit of hundreds/ ASCII code of the digit of thousands

The value 8765 specified in s and s+1 is stored in d as follows:

The ASCII value specified in s through s+1 may range from 0 to 9999.

Each stored digit of the ASCII code may range from "30H" to "39H".

If a digit contains the value "20H" or "00H", this value will be overwritten automatically with the value "30H".

² ASCII code of the digit of ones/ ASCII code of the digit of tens

³ Digit of thousands


⁴ Digit of hundreds

⁵ Digit of tens

⁶ Digit of ones


DDABCD Conversion into 8-digit BCD data

The DDABCD instruction converts the ASCII data specified in the area s (Array_s[1]) through s+3 (Array_s[4]) into the 8-digit BCD format and stores it in the devices specified in d and d+1.



- ¹ ASCII code of the digit of millions/ ASCII code of the digit of ten millions
- ² ASCII code of the digit of ten thousands/ ASCII code of the digit of hundred thousands
- ³ ASCII code of the digit of hundreds/ ASCII code of the digit of thousands
- ⁴ ASCII code of the digit of ones/ ASCII code of the digit of tens
- ⁵ Digit of ten millions
- ⁶ Digit of millions
- ⁷ Digit of hundred thousands
- ⁸ Digit of ten thousands
- ⁹ Digit of thousands
- ¹⁰Digit of hundreds
- ¹¹Digit of tens
- 12Digit of ones

The value 87654321 specified in s (Array_s[1]) through s+3 (Array_s[4]) is stored in d and d+1 as follows:



The ASCII value specified in s (Array_s[1]) through s+3 (Array_s[4]) may range from 0 to 99999999.

Each stored digit of the ASCII code may range from "30H" to "39H".

If a digit contains the value "20H" or "00H", this value will be overwritten automatically with the value "30H".

Operation Errors


In the following cases an operation error occurs and the error flag is set:

● The ASCII code in the separate registers from s (Array_s[1]) to s+3 (Array_s[4]) exceeds the relevant range from "30H" to "39H" (error code 4100).

Program Example 1


DABCDP

With leading edge from SM400, the following program converts the ASCII value in D20 (var_D20 Array [0]) through D21 (var_D20 Array [1]) into a 4-digit BCD value and outputs it at Y40 through Y4F.



DDABCDP

With leading edge from SM400, the following program converts the ASCII value in D20 (var_D20 [0]) through D23 (var_D20 [3]) into an 8-digit BCD value, stores the result in D10 and D11, and outputs it at Y40 through Y5F.



7.11.7 COMRD, COMRDP

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
		● ¹	● ¹	•	● ²

Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.

Devices MELSEC Q

		Usable Devices										
	Internal Devices (System, User)		Eilo	MELSE(Direct	CNET/10 J=N=	Special	Index	Constant	Other	Error	Number	
	Bit	Word	File Register	Bit	Word	Function Module U□\G□	Register Zn	K, H (16#)	BL\S,BL\ TR, BL, P, I, J, U	Flag	of steps	
s	•	•	•	•	•	•	_	_	•	SM0	3	
d		•	•	_	_	_	_	_	_	SIVIU	3	

GX IEC Developer



GX Developer



Variables


Set Data	Meaning	Data Type			
	wearing	MELSEC	IEC		
s	First number of device storing comment data to be read.	Device number	ANY16		
d	First number of device to store read comment data.	Character string	Array [18] of ANY16		

² Not available for Q00JCPU, Q00CPU and Q01CPU

Reading device comment data


COMRD Read instruction

The COMRD instruction reads comment data from the device specified by s and stores it as ASCII code in the area d (Array_d[1]) through d+7 (Array_d[8]).



¹ Comment data

The comment data stored in s with the character string "NO.1 LINE START" will be stored from d (Array_d[1]) on, as follows:



The address area of the devices specified by s must be located within the address area for comment data.

If no comment is specified by s, the characters are converted into blank characters.

A comment must not exceed the maximum length of 32 characters.

The content of the byte following the last character depends on the status of the special relay SM701 as follows:

If SM701 is not set, a zero is stored

If SM701 is set, no changes are made.

SM720 is set for one scan after the execution of the COMRD instruction has been finished.

² ASCII code of the 2nd character/ ASCII code of the 1st character

³ ASCII code of the 4th character/ ASCII code of the 3rd character

⁴ ASCII code of the 6th character/ ASCII code of the 5th character

⁵ ASCII code of the 8th character/ ASCII code of the 7th character

⁶ ASCII code of the 30th character/ ASCII code of the 29th character

⁷ ASCII code of the 32th character/ ASCII code of the 31th character

⁸ Stores at maximum 32 characters.

SM721 is ON during the execution of the COMRD instruction. If SM721 is already set, when the COMRD instruction is started, no processing will be performed.

Operation Errors

In the following cases an operation error occurs and the error flag is set:

- The address area of the device specified by s exceeds the comment data range (error code 4100).
- The COMRD(P) instruction is executed while a comment is written during RUN (error code 4100).
- The designated file does not exist (error code 2410)

NOTE

A CPU of the System Q completes the processing of the COMRD (P) after several scans. A QnA CPU completes the processing immediately.

The starting signal (command) of the COMRD(P) instruction is disabled when it is turned ON before an other COMRD(P) instruction is completed (SM720 must have been ON).


Two or more file comments cannot be accessed simultaneously.

The following instructions cannot be executed simultaneously because the use SM721 in common:

Instruction	ON during execution		ON after the execution of the instruction is complete with error		
S.FREAD S.FWRITE	CM701	Bit designated by instruction	Bit designated by instruction + next Bit		
PRC COMRD			_		

COMRDP

With leading edge from X1C, the following program stores a comment specified in D100, as ASCII code in W0 (var_W0 Array [0]) through W7 (var_W0 Array [7]).



NOTE

This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

7.11.8 LEN, LENP

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q	
		● ¹	● ¹	•	lacksquare	

¹ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.


Devices MELSEC Q

		Usable Devices									
	Internal Devices (System, User)		File		CNET/10 J=N=	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	ð	U		
s	_	•	•	_	_	_	_	•	_	SM0	3
d	•	•	•	•	•	•	•	_	_	SIVIU	3

GX IEC Developer



GX Developer



Variables


Set Data	Meaning	Data Type
s	First number of device storing a character string of which the length is to be detected.	Character string
d	Address area storing the detected length of the character string.	BIN 16-bit

² Not available for Q00JCPU, Q00CPU and Q01CPU

Detecting the length of character strings


LEN Length detection

The length instruction detects the length of a character string specified in s and stores the result in the device specified by d.



¹ 2nd character/ 1st character

The charater string "ABCDEFGHI" stored in s is stored in d as "9" as follows:



The character string stored in s is being processed until the character code "00H" is read. The result is stored in d.

Operation Errors

In the following cases an operation error occurs and the error flag is set:

● The character code "00H" is missing in the last byte in s (error code 4101).

² 4th character/ 3rd character

³ 6th character/ 5th character


⁴ nth character

⁵ End of character string

⁶ Length of character string

LENP

With leading edge from SM400, the following program processes the character string stored in D0, detects its length and outputs the character string as 4-digit BCD data at Y40 through Y4F.



¹ Characters following the character code "00H" are omitted (only the length of the character string "MITSUBISHI" is detected)

NOTE

This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

7.11.9 STR, STRP, DSTR, DSTRP

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
		● ¹	● ¹	•	● ²

Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.


Devices MELSEC Q

	Usable Devices										
		Devices 1, User)	File	MELSE(Direct		Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)			
s1	•	•	•	•	•	•	•	1	1		
s2	•	•	•	•	•	•	•	•	1	SM0	4
d	_	•	•	_	_	_	_	_	_		

GX IEC Developer



GX Developer



Variables


Set Data	Mooning	Data Type			
Set Data	Meaning	MELSEC	IEC		
s1	First number of device storing the number of digits of the numerical value to be converted.	BIN 16-bit	ANY32		
s2	Binary data to be converted.	BIN 16-/32-bit	ANY16/32		
d	First number of device storing the converted character string.	Character string	Array [15]/ [16] of ANY16		

² Not available for Q00JCPU, Q00CPU and Q01CPU


Conversion of BIN 16-/32-bit binary data into character strings

STR Conversion of BIN 16-bit binary data

The STR instruction adds a decimal point to the BIN 16-bit binary value in the device specified by s2 to the digit specified by the devices s1 and (s1)+1, converts the data into a character string, and stores it in the area of the devices specified by d (Array_d[1]) through d+4 (Array_d[5]).



- ¹ Total of all digits
- ² Decimal places
- ³ Sign
- ⁴ Binary value
- ⁵ End of character string indication, automatically placed.
- ⁶ Character position in ASCII; total of digits -1/ ASCII code of the sign
- ⁷ Character position in ASCII; total of digits -3/ character position in ASCII; total of digits -2
- ⁸ Character position in ASCII; total of digits -5/ character position in ASCII; total of digits -4
- ⁹ Character position in ASCII; total of digits -7/ character position in ASCII; total of digits -6
- 10 Total of all digits



The number of digits that can be stored in the device specified by s1 ranges from 2 to 8.

The number of decimal places that can be stored in the devices specified by (s1)+1 ranges from 0 to 5 and must not exceed the number of digits minus 3.


The BIN 16-bit data that can be stored in the device specified by s2 must range from -32768 to 32767.

After the conversion into a character string, the string is stored in the devices specified by d (Array_d[1]) through d+4 (Array_d[5]) as follows:

A positive sign of the binary data is stored as ASCII character "20H" (blank).

A negative sign of the binary data is stored as ASCII character "2DH" ("minus"- character).

If the number of decimal places is greater than zero, the decimal point "2EH" (.) is placed automatically before the first digit specified.



¹Total of all digits

²Number of decimal places


³Binary value

⁴Decimal point placed automatically

⁵Decimal places

If the number of decimal places equals zero, the decimal point character "2DH" (.) is not placed.

If the number of decimal places is greater than the number of digits of the binary value, the missing digits are replaced by zeroes, the binary value is shifted to the right, and the decimal point is placed accordingly $(0.\square\square\square\square\square\square)$.




¹Total of all digits

²Number of decimal places

³Binary value

⁴Zeroes and decimal point placed automatically

If the number of digits, sign and decimal point included, is greater than the number of digits in the binary value, the missing digits between sign and numerical value are replaced by "20H" (blanks) automatically.



¹Total of all digits

²Number of decimal places


³Binary value

⁴Blank characters placed automatically.

At the end of the converted character string the character code "00H" is stored automatically.


DSTR Conversion of BIN 32-bit data

The DSTR instruction adds a decimal point to the BIN 32-bit binary value in the device specified by s2 and (s2)+1 to the digit specified by the devices s1 and (s1)+1, converts the data into a character string, and stores it in the area of the devices specified by d (Array_d[1]) through d+5 (Array_d[6]).



¹ Total of all digits

¹⁴Total of all digits



The number of digits that can be stored in the device specified by s1 ranges from 2 to 13.

The number of decimal places that can be stored in the devices specified by (s1)+1 ranges from 0 to 10 and must not exceed the number of digits minus 3.

The BIN 32-bit data that can be stored in the device specified by s2 and (s2)+1 must range from -2147483648 and 32147483647.

² Decimal places

³ Sign

⁴ Upper 16 Bit

⁵ Lower 16 Bit

⁶ Binary value

⁷ End of character string indication, automatically placed.

⁸ Character position in ASCII; total of digits -1/ ASCII code of the sign

⁹ Character position in ASCII; total of digits -3/ character position in ASCII; total of digits -2

¹⁰Character position in ASCII; total of digits -5/ character position in ASCII; total of digits -4

¹¹Character position in ASCII; total of digits -7/ character position in ASCII; total of digits -6


 ¹²Character position in ASCII; total of digits -9/ character position in ASCII; total of digits -8
 13End of character string inditcation/ character position in ASCII; total of digits -10

After the conversion into a character string, the string is stored in the devices specified by $d(Array_d[1])$ bis $d+5(Array_d[6])$ as follows:

A positive sign of the binary data is stored as ASCII character "20H" (blank).

A negative sign of the binary data is stored as ASCII character "2DH" ("minus"- character).


If the number of decimal places is greater than zero, the decimal point "2EH" (.) is placed automatically before the first digit specified.



- ¹Total of all digits
- ²Number of decimal places
- ³Binary value
- ⁴Decimal point placed automatically
- ⁵Decimal places


If the number of decimal places equals zero, the decimal point character "2DH" (.) is not placed.

If the number of decimal places is greater than the number of digits of the binary value, the missing digits are replaced by zeroes, the binary value is shifted to the right, and the decimal point is placed accordingly $(0.\square\square\square\square)$.



- ¹Total of all digits
- ²Decimal places
- ³Binary value
- ⁴Zeroes and decimal point placed automatically

If the number of digits, sign and decimal point included, is greater than the number of digits in the binary value, the missing digits between sign and numerical value are replaced by "20H" (blanks) automatically.



At the end of the converted character string the character code "00H" is stored automatically.

Operation Errors

In the following cases an operation error occurs and the error flag is set:

 The number of digits stored in s1 exceeds the range of values specified below (error code 4100):

Range of values for the STR instruction: 2 to 8 Range of values for the DSTR instruction: 2 to 13


 The number of decimal places stored in (s1)+1 exceeds the range of values specified below (error code 4100):

Range of values for the STR instruction: 0 to 5 Range of values for the DSTR instruction: 0 to 10

- The values stored in s1 and (s1)+1 do not correspond to the following relation: The total of all digits minus 3 is greater than or equal to the number of decimal places (error code 4100).
- The number of digits stored in s1 and (s1)+1 is less than the digits of the binary values in s2 and (s2)+1 (error code 4100).
- The area storing the character string specified from d (Array_d[1]) onwards exceeds the relevant device range (error code 4100).


STRP

With leading edge from X0, the following program converts the binary value specified by D10 corresponding to the number of digits specified in D0 and D1. The result is stored in the area from D20 (var_D20 Array [1]) through D23 (var_D20 Array [4]).



DSTRP

With leading edge from X0, the following program converts the binary value specified in D10 and D11 corresponding to the number of digits specified in D0 and D1. The result is stored in the area from D20 (var_D20 Array [1]) through D26 (var_D20 Array [7]).



NOTE

These program examples will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

7.11.10 VAL, VALP, DVAL, DVALP

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
		● ¹	● ¹	•	● ²

¹ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.


Devices MELSEC Q

Usable Devices										
	Devices n, User)	File		CNET/10 J_N_	Special Function Module	Index Register	Constant	Other	Error Flag	Number of steps
Bit	Word	Register	Bit	Word	U_\G_	Žn	ð			
_	•	•		_	_	_	•	_		
•	•	•		_	_	_	1		SM0	4
•	•	•	•	•	•	•	_			

GX IEC Developer



GX Developer



Variables

Set Data	Mooning	Data Type			
Set Data	Meaning	MELSEC	IEC		
s	First number of device storing the character string of the binary data to be converted.	Character string	Array [15]/ [17] of ANY16		
d1	First number of device storing the number of digits of the binary data after conversion.	BIN 16-bit	ANY32		
d2	Initial number of device storing the converted binary data.	BIN 16-/32-bit	ANY16/32		


 $^{^{\}rm 2}\,{\rm Not}$ available for Q00JCPU, Q00CPU and Q01CPU

Conversion of character strings into BIN 16-/32-bit binary data

VAL Conversion into BIN 16-bit binary data


The VAL instruction converts the character strings stored in the area s (Array_s[1]) through s+4 (Array_s[5]) into BIN 16-bit data. The number of digits and the binary value are stored in d1, (d1)+1, and d2.

For the conversion into the BIN 16-bit data format all data in the area s (Array_s[1]) through s+4 (Array_s[5]) is recognized as character string up to the character code "00H".



¹ ASCII code for the 1st character/ ASCII code for the sign

The character string "-123.45" in the area s (Array_s[1]) through s+4 (Array_s[5]) is to be converted. The result will be stored in d1, (d1)+1 and d2 as follows:



The number of all characters stored in s (Array_s[1]) through s+4 (Array_s[5]) may range from 2 to 8.

² ASCII code for the 3rd character/ ASCII code for the 2nd character

³ ASCII code for the 5th character/ ASCII code for the 4th character

⁴ ASCII code for the 7th character/ ASCII code for the 6th character

⁵ Indicates the end of the character string

⁶ Sign character

^{7 1}st character

⁸ 2nd character

⁹ 7th character

¹⁰ Total of all digits

¹¹Number of decimal places

¹²Integer value, the decimal point is not processed

¹³BIN 16-bit

The number of possible decimal places stored in the area s (Array_s[1]) through s+4 (Array_s[5]) may range from 0 to 5. In general the number of decimal places must not exceed the total of all digits minus 3.

The numerical value of a character string to be converted with the decimal point ignored must range from -32768 to 32767.

The numerical value of the ASCII character string with the sign character and decimal point ignored must range from "30H" and "39H".

A positive sign of the binary data is stored as ASCII character "20H" (blank).

A negative sign of the binary data is stored as ASCII character "2DH" ("minus"- character).

The ASCII character "2EH" is stored as decimal point.

The total of all digits stored in d1, (d1)+1, and d2 contains all characters that represent the numerical value as well as the sign character d1 and the decimal places (d1)+1.

In the binary data stored in d2 after the conversion the decimal point is ignored.

If the characters "20H" (blank) or "30H" (zero) are stored between character sign and first numerical value, these are ignored for the conversion.

¹ These characters are not processed

² Total of all digits

³ Number of decimal places

⁴ Binary value

⁵ Sign character

⁶ These characters are not processed

⁷ Total of all digits


⁸ Number of decimal places

⁹ Binary value


DVAL Conversion into BIN 32-bit data

The DVAL instruction converts the character strings stored in s (Array_s[1]) through s+6 (Array_s[7]) into BIN 32-bit data. The number of digits and the binary value are stored in d1, (d1)+1, d2 and (d2)+1.

For the conversion into the BIN 32-bit binary format all data in the area s (Array_s[1]) through s+6 (Array_s[7]) up to the character code "00H" are recognized as character string.



- ¹ ASCII code for the 1st character/ ASCII code for the sign character
- ² ASCII code for the 3rd character/ ASCII code for the 2nd character
- ³ ASCII code for the 5th character/ ASCII code for the 4th character
- ⁴ ASCII code for the 7th character/ ASCII code for the 6th character
- ⁵ ASCII code for the 9th character/ ASCII code for the 8th character
- ⁶ ASCII code for the 11th character/ ASCII code for the 10th character
- ⁷ ASCII code for the zero character/ ASCII code for the 12th character
- ⁸ Indicates the end of the character string
- ⁹ Sign character
- ¹⁰1st character
- ¹¹2nd character
- 1212th character
- 13 Total of all digits
- ¹⁴Number of decimal places
- ¹⁵Integer value, the decimal point is not processed
- 16BIN 32-bit



The total of all characters stored in s (Array_s[1]) through s+6 (Array_s[7]) may range from 2 to 13.

The number of possible decimal places stored in the area s (Array_s[1]) through s+6 (Array_s[7]) may range from 0 to 10. In general the number of decimal places must not exceed the total of all digits minus 3.

The numerical value of a character string to be converted with the decimal point ignored must range from -2147483648 to 2147483647.

The numerical value of the ASCII character string with the sign character and decimal point ignored must range from "30H" and "39H".

A positive sign of the binary data is stored as ASCII character "20H" (blank).


A negative sign of the binary data is stored as ASCII character "2DH" ("minus"- character).

The ASCII character "2EH" is stored as decimal point.


The total of all digits stored in d1, (d1)+1, d2, and (d2)+1 contains all characters that represent the numerical value as well as the sign character d1 and the decimal places (d1)+1.

In the binary data stored in d2 and (d2)+1 after the conversion the decimal point is ignored.

If the characters "20H" (blank) or "30H" (zero) are stored between character sign and first numerical value, these are ignored for the conversion.



- ¹These characters are not processed
- ² Total of all digits
- ³ Number of decimal places
- ⁴ BIN 32-bit binary value



- Sign character
- ² These characters are not processed
- 3 Total of all digits
- ⁴ Number of decimal places
- ⁵ BIN 32-bit binary value

Operation Errors


In the following cases an operation error occurs and the error flag is set:

- The total of all digits stored from s (Array_s[1]) onwards exceeds the range of values from 2 to 8 (VAL) or 2 to 13 (DVAL) respectively (error code 4101).
- The number of decimal places stored in (d1)+1 exceeds the range of values from 0 to 5 (VAL) or 0 to 10 (DVAL) respectively (error code 4100).
- The total of all digits minus 3 is greater than or equal to the number of decimal places (error code 4100).
- Different ASCII characters than "20H" or "2DH" were stored for the character sign (error code 4100).
- Different ASCII characters than "30H", "39H", or "2EH" were stored in a value (error code 4100).
- More than one decimal point is stored in one value (error code 4100).
- The binary value exceeds the range of values from -32768 to 32767 (VAL) or -2147483648 to 2147483647 (DVAL) after the conversion (error code 4100).
- The ASCII character "00H" is placed to the wrong digit (error code 4100).

Program Example 1

VALP


With leading edge from X0, the following program converts the character string stored in the area D20 (var_ D20 Array [1]) through D23 (var_ D20 Array [4]) into an integer value, converts this value into a BIN 16-bit binary value, and stores it in D0.



Program Example 2

DVALP

With leading edge from X0, the following program converts the character string stored in the area D20 (var_ D20 Array [1]) through D24 (var_ D20 Array [5]) into an integer value, converts this value into a BIN 32-bit value, and stores it in D0 and D1.



NOTE

These program examples will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

7.11.11 ESTR, ESTRP

CPU


AnS	AnN	AnA, AnAS	AnU	QnA(S), Q4AR	System Q
				•	•1

 $^{^{\}rm 1}$ Not available for Q00JCPU, Q00CPU and Q01CPU

Devices MELSEC Q

				ı	Jsable Dev	ices					
		Devices n, User)	File	MELSE(Direct	CNET/10 J_N_	Special Function Module	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	U 🗆 NG 🗆	Žn	E			
s1	_	•	•	_	•	•	_	•	ı		
s2	_	•	•	_	_	_	_			SM0	4
d	_	•	•	_	_	_	_	_	_		

GX IEC Developer



GX Developer



Variables


Set Data	Mooning	Data type					
Set Data	Meaning	MELSEC	IEC				
s1	Floating point data to be converted or initial number of device storing such data.	Real number	Real number				
s2	First number of device storing the data format of the numeric data to be converted.	BIN 16-bit	Array [13] of ANY16				
d	First number of device storing the converted data.	Character string	Character string				

Functions Conversion of floating point data into character string data

ESTR Conversion of floating point data


The ESTR instruction converts the floating point data (real numbers) in s1 and (s1)+1 into character string data. The data format of the character string is specified in s2 (Array_s2[1]) through (s2)+2 (Array_s2[3]). The result is stored from d onwards.

The data format after the conversion depends on the data format in s2 (Array_s2[1]) through (s2)+2 (Array_s2[3]).



Data format (decimal format "0"/ exponential format "1")

³Number of decimal places



¹ Data format (decimal format "0"/ exponential format "1")

²Total of all digits

² Total of all digits

³ Number of decimal places

⁴ Sign character

⁵ Floating point data (real number)

⁶ End of character string, placed automatically

⁷ Character position in ASCII; total of digits -1/ ASCII code of the sign


⁸ Character position in ASCII; total of digits -3/ character position in ASCII; total of digits -2

⁹ Character position in ASCII; total of digits -5/ character position in ASCII; total of digits -4

¹⁰Character position in ASCII; total of digits -7/ character position in ASCII; total of digits -6

Decimal format

The real number -1.23456 is converted into a character string with a total of 8 digits (3 decimal places included). The result is stored from d onwards.



¹ Sign character

The total number of all digits of the number in (s2)+1 (Array_s2[2]) to be converted is represented as follows:

If the number of decimal places is zero, the total number of digits is >= 2.

If the number of the decimal places is a different value, the total number of all digits is 3 plus the number of decimal places.


The number of decimal places that has to be specified must range within 0 and 7. In general, the number of decimal places must be less than or equal to the total number of all digits minus 3.

After the conversion the character string in d is stored as follows:

A positive sign of the floating point data is stored as ASCII character "20H" (blank).

A negative sign of the floating point data is stored as ASCII character "2DH" ("minus"-character).

In cases where the actual number of decimal places of the floating point data exceeds the specified number of decimal places, the surplus digits are cut off.



¹Data format (decimal format "0"/ exponential format "1")

²Total of all digits

³Number of decimal places

⁴Total of all digits

⁵Number of decimal places


⁶These digits are cut off

If the number of decimal places is specified a value different from zero, the decimal point "2EH" (.) is placed automatically in the specified digit.

If the number of decimal places is specified zero the decimal point "2EH" (.) is not placed.


² Floating point data (real number)

³ End of character string, automatically placed



- ¹ Number of decimal places
- ² Decimal point is placed and stored automatically
- ³ Total of all digits

If the total number of all digits to be represented without sign character is less than the number of decimal point and decimal places, the digits between the sign character and the first digit to be represented are replaced by the character codes "20H" (blanks).




¹Total of all digits

²Blanks "20H" are stored

³Number of decimal places

The character code "00H" is stored automatically at the end of the character string.

Exponential format



¹ Data format (Exponential format) (1)

² Total number of all digits

³ Number of decimal places

⁴ Floating point number (real number)

⁵ Sign of the integer value

⁶ The "E" is placed automatically

⁷ Sign of the exponent

⁸ End of character string indication, placed automatically

⁹ Character position in ASCII; total of digits -1/ ASCII code of the sign

 $^{^{10}\}mbox{Character}$ position in ASCII; total of digits -3/ character position in ASCII; total of digits -2


¹¹Character position in ASCII; total of digits -5/ character position in ASCII; total of digits -4

¹²Character position in ASCII; total of digits -7/ character position in ASCII; total of digits -6

 $^{^{13}}$ Sign of the exponent/ 45 H (E)

¹⁴Character position in ASCII; total of digits -11 (exponent)/ character position in ASCII; total of digits -10 (exponent)

The real number -12.34567 is to be represented in exponential notation. The total number of all digits is 12. The number of decimal digits is specified 4. The result is stored from d onwards.



¹ Floating point number (real number)

The total number of all digits of the number in (s2)+1 (Array_s2[2]) to be converted is represented as follows:

If the number of decimal places is zero, the total number of digits is ≥ 2 .

If the number of the decimal places is a different value, the total number of all digits is 7 plus the number of decimal places.


The number of decimal places that has to be specified must range within 0 and 7. In general, the number of decimal places must be less than or equal to the total number of all digits minus 7.

After the conversion the character string in d is stored as follows:

A positive sign of the floating point data is stored as ASCII character "20H" (blank).

A negative sign of the floating point data is stored as ASCII character "2DH" ("minus"-character).

The integer range is fixed to 2 digits. If the integer range contains one digit only, a blank in ASCII code is placed and stored between the sign character and the integer digit.



¹ Total of all digits (12)


² Sign of the integer value

³ Sign of the exponent

⁴ End of character string indication, placed automatically


² Becomes a blank

If the floating point value of the decimal range is longer than the relevant storage range, the digits that cannot be stored are cut off.



- ¹ Total of all digits (12)
- ² Number of digits in the decimal range (4)
- ³ These digits are cut off

If the number of decimal places is specified a value different from zero, the decimal point "2EH" (.) is placed automatically in the specified digit.




- ¹ Total of all digits (12)
- ² Is placed automatically
- ³ Number of digits in the decimal range (4)

If the number of decimal places is specified zero the decimal point "2EH" (.) is not placed.

The ASCII code "2CH" (+) is placed and stored for a positive exponent. The ASCII code "2DH" (-) is placed and stored for a negative exponent.

The exponential range is fixed to 2 digits. If the exponential range contains one digit only, the ASCII code "30H" (0) is placed and stored between the exponent sign and the exponent.



- ¹ Total of all digits (12)
- ² Is fixed to 2 digits
- ³ Is set to zero automatically

The character code "00H" is stored automatically at the end of the character string.

Operation Errors

In the following cases an operation error occurs and the error flag is set:

- The devices specified in s1 and (s1)+1 are not zero or exceed the range of values of $\pm 2^{-127} \le \text{s1} < \pm 2^{129}$ (error code 4100).
- The format in s2 (Array s2[1]) is neither 0 nor 1 (error code 4100).
- The total number of digits in (s2)+1 (Array_s2[2]) exceeds the range of values (error code 4100):

For the decimal format

The number of decimal places is zero (total number of digits \geq 2). The number of decimal places is different from zero (total number of digits \geq (number of decimal places + 3)).

For the exponential format

The number of decimal places is zero (total number of digits \geq 2). The number of decimal places is different from zero (total number of digits \geq (number of decimal places + 7)).

 The number of digits in (s2)+2 (Array_s2[3]), forming the decimal part exceeds the range of values (error code 4100):

For the decimal format

The number of digits forming the decimal part is less than or equal to the total number of digits minus 3.

For the exponential format


The number of digits forming the decimal part is less than or equal to the total number of digits minus 7.

• The storage range in d exceeds the relevant storage device range (error code 4101).

Program Example 1

ESTRP

With leading edge from X0, the following program converts a floating point value (real number) specified by the devices R0 and R1 into the format specified by R10 (var_R10 Array [1]) through R12 (var_R10 Array [3]) and stores the result in D0 through D3.



¹ Total number of digits

² Blanks


³ Number of decimal places

⁴ Is stored automatically

Program Example 2

ESTRP

With leading edge from X0, the following program converts a floating point value (real number) specified by D0 and D1 into the format specified by R10 (var_R10 Array [1]) through R12 (var_R10 Array [3]) and stores the result in D10 through D16.



¹ Data format (Exponential representation) (1)

² Total number of all digits

³ Number of decimal places

⁴ Total number of all digits

⁵ Blanks

⁶ Number of decimal places in the decimal part

⁷ Is stored automatically

7.11.12 **EVAL**, **EVALP**

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	● ¹

 $^{^{\}rm 1}$ Not available for Q00JCPU, Q00CPU and Q01CPU

Devices MELSEC Q

				ı	Jsable Dev	ices					
		Devices n, User)	File	MELSE(Direct	CNET/10 J_N_	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	ð			
s	_	•	•	_	_	_	_	•	_	SM0	3
d	_	•	•	_	•	•	_	_	_	SIVIU	3

GX IEC Developer



GX Developer



Variables

Set Data		Data Type
	Character string data to be converted into a floating point number (real number) or initial number of device storing such data.	
d	First number of device storing the converted decimal floating point number (real number).	Real number


Functions

Conversion of character string data into decimal floating point data

EVAL Conversion of character strings


The EVAL instruction converts the character string in s through s+4 into a decimal floating point number (real number). The result is stored in d.

The characer string can be converted into decimal floating point format as well as into the exponential format.



- ¹ Decimal floating point data (real number)
- ² ASCII code of the 1st character/ ASCII code of sign character
- ³ ASCII code of the 3rd character/ ASCII code of the 2nd character
- ⁴ ASCII code of the 5th character/ ASCII code of the 4th character
- ⁵ ASCII code of the 7th character/ ASCII code of the 6th character
- ⁶ Indicates the end of character string

Decimal format




¹ Decimal floating point data (real number)

Exponential format

¹ Decimal floating point data (real number)


In the example below, six digits (without sign, decimal point, and exponent digits of the result) of the character string from s onwards are converted into a decimal floating point number. The digits from the 7th digit on are cut off from the result.

Decimal format



¹ These digits are omitted

Exponential format




¹ These digits are omitted

² Decimal floating point data (real number)

² Decimal floating point data (real number)

Leading blanks (ASCII code "20H") or zeroes (ASCII code "30H") in the character string from s onwards are ignored by the conversion, except for the initial zero (e.g. 0.123).



¹ These characters are ignored by the conversion

If the ASCII code "30H" (zero) is placed between the character "E" and the character string for the exponential format, this character is ignored by the conversion.

A character string to be converted may contain a maximum of 24 characters.

Operation Errors

In the following cases an operation error occurs and the error flag is set:

- The character string does not begin with the character "20H" (blank) or "2DH" (minus) (error code 4100).
- The digits prior to the decimal point or the decimal places contain characters exceeding the range of values from "30+" (0) to "39+" (9) (error code 4100).
- The character "2EH" is used more than once within the character string (error code 4100).
- The exponent part contains characters different from "45H (E), 2CH (+)" or "45H (E), 2DH (-)". More than one exponent is used (error code 4100).
- The value is 0 or exceeds the relevant range of values from 1.0 x 2⁻¹²⁷ to 1.0 x 2¹²⁹ (error code 4100).
- The end of string indicator "00н" exceeds the relevant storage device range (error code 4100).
- The number of characters in the string is 0 or greater than 24.

² Decimal floating point data (real number)


¹ These characters are ignored by the conversion

² Decimal floating point data (real number)

Program Example 1

EVALP

With leading edge from X20, the following program converts the character string specified in R0 through R5 into a decimal floating point number (real number) and stores the result in D0 and D1.




¹ This digit is not processed

² This number is cut off

Program Example 2

EVALP

With leading edge from X20, the following program converts the character string specified in D10 through D16 into a floating point number (real number) and stores the result in D100 and D101.



¹ These digits are not processed

NOTE

These program examples will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

7.11.13 ASC, ASCP (Q series and System Q)

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
		● ¹	● ¹	•	$lacksquare^2$

¹ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.

Devices MELSEC Q

				ι	Jsable Devi	ices						
		Devices n, User)	File	MELSE(Direct	CNET/10 J_N_	Special Function Module	Index Register	Constant	Other	Error Flag	Number of steps	
	Bit	Word	Register	Bit	Word	U□\G□ Zn		K, H (16#)				
s	_	•	•		_	_		1	1			
d	_	•	•	_						SM0	4	
n	•	•	•	•	•	•	•	•	_			


GX IEC Developer



The ASC and the ASCP instructions dont work with the IEC editors. The only way to program these instructions is by using the MELSEC instruction list.

Remedy: Move the hexadecimal ASCII format direct into the target registers.

GX Developer



Variables

Set Data		Data Type
s	First number of device storing the character string to be converted into the binary format.	Character string
d	First number of device storing converted binary data.	BIN 16-bit
n	Number of characters to be converted.	DIIN 10-DII


² Not available for Q00JCPU, Q00CPU and Q01CPU

Functions

Conversion of BIN 16-bit data into ASCII code


ASC/ASCP Conversion instruction

The ASCII instruction converts the 16-bit binary data stored from s onwards into the hexadecimal ASCII format and stores the result considering the number of characters specified by n from d onwards.




¹ First digit/ second digit/ third digit/ fourth digit

¹⁰Number of digits specified in n



The number of characters specified in n determines the ranges of values of the devices specified from s and d onwards. The devices specified from s onwards contain the binary data to be converted. The converted character string is stored in the devices specified from d onwards.

The program is even processed accurately and without an error message, if the storage area of the binary data to be converted overlaps with that of the converted ASCII data.



² First digit/ second digit/ third digit/ fourth digit

³ First digit/ second digit/ third digit/ fourth digit

⁴ Binary data

⁵ ASCII code of the 1st digit/ ASCII code of the 2nd digit


⁶ ASCII code of the 3rd digit/ ASCII code of the 4th digit

⁷ ASCII code of the 5th digit/ ASCII code of the 6th digit

⁸ ASCII code of the 7th digit/ ASCII code of the 8th digit

⁹ ASCII code of the 9th digit/ ASCII code of the 10th digit

If n specifies an odd number of characters, the ASCII character "00H" is placed automatically into the upper 8 bits of the highest address of the area, storing the character string.



If the number of characters specified by n is zero, the program will not be executed.

Operation Errors


In the following cases an operation error occurs and the error flag is set:

- The number of characters specified by n and therefore the required number of registers from s onwards exceeds the relevant storage device range (error code 4101).
- The number of characters specified by n and therefore the required number of registers from d onwards exceeds the relevant storage device range (error code 4101).

Program Example

ASCP

With leading edge from X0, the following program reads in the binary data stored in D0 as hexadecimal values and converts it into a character string. The result is stored in D10 through D14.



7.11.14 ASC (A series)

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•		


Devices MELSEC A

										Us	able	e De	vice	s								tion	steps		Carry	Error
			Bit	Dev	ices				١	Vord	l De	vice	s (1	6-bit	i)		Con	stant	Poi	nter	Level	designati	of	dex	Flag	Flag
	X	Υ	M	L	s	В	F	Т	С	D	w	R	AO	A 1	Z	V	K	H (16#)	Р	ı	N	Digit des	Number	드	M9012	M9010 M9011
d	·							•	•	•	•	•											13 •	•		•

¹ Refer to section "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.

GX IEC Developer

GX Developer



Variables

Device	Meaning	Data type
d	Device storing the converted characters.	BIN 16-bit


Functions

Conversion of character string data into ASCII code

ASC Conversion of alphanumerical character strings

The ASC instruction converts alphanumerical character strings with up to 8 characters into the ASCII code. The result is stored from d onwards.


The stored ASCII code can be printed out via the PR/ PRC instruction and displayed on the LED display of a suitable CPU via the LED instruction.



Program Example

ASCP

After X8 is set, the following program converts the character string "ABCDEFGHIJKLMNOP" into ASCII code and stores the result in D88 through D91 and D92 through D95. After X16 is set, the ASCII data in D88 through D95 is displayed on the LEDs on the front panel of the CPU.



7.11.15 HEX, HEXP

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
		● ¹	● ¹	•	•

Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.


Devices MELSEC Q

	Usable Devices										
	Internal (Systen	Devices 1, User)	File	MELSE(Direct		Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)			
s		•	•	_	_	_	_		_		
d		•	•			_	_	1	1	SM0	4
n	•	•	•	•	•	•	•	•	_		

GX IEC Developer



GX Developer



Variables

Set Data	Meaning	Data Type	
s	First number of device storing binary data to be converted.	Character string	
d	First address of area storing the converted binary data.	DIN 16 bit	
n	Number of characters to be converted.	BIN 16-bit	


² Not available for Q00JCPU, Q00CPU and Q01CPU

Functions Cor

Conversion of hexadecimal ASCII values into binary values


HEX Conversion of hexadecimal ASCII values

The HEX instruction converts the hexadecimal ASCII characters from s onwards into binary values. The result is stored from d onwards.



¹ 4th digit, 3rd digit, 2nd digit, 1st digit

The number of characters in n is 9.



¹ Since the character string contains 9 characters, the "38_H" is not changed or moved.

The number of characters specified in n determines the range of values of the character string from s and of the binary data from d onwards automatically.

² Binary data

³ ASCII code of the 2nd digit/ ASCII code of the 1st digit


⁴ ASCII code of the 4th digit/ ASCII code of the 3rd digit

⁵ ASCII code of the 2nd digit/ ASCII code of the 1st digit


⁶ ASCII code of the 4th digit/ ASCII code of the 3rd digit

 $^{^{2}}$ n = 9

Although the range of values of the ASCII code to be converted and that of the converted binary values overlap, this instruction processes the data accurately.



If the number of characters in n is not divisible by 4, a zero is written after the specified number of characters automatically to the highest registers storing the converted binary values.



¹ The value zero is stored automatically

If the number of characters in n is zero, the conversion will not be executed.

The ASCII code from s onwards may range from "30H" through "39H" and "41H" through "46H".

Operation Errors


In the following cases an operation error occurs and the error flag is set:

- The devices specified from s onwards contain characters exceeding the ranges "30+" through "39+", "41+", and "46+" (error code 4100).
- The number of characters specified by n and therefore the required number of registers from s onwards exceeds the relevant storage device range (error code 4101).
- The number of characters specified by n and therefore the required number of registers from d onwards exceeds the relevant storage device range (error code 4101).
- The value n is negative.

Program Example

HEXP

With leading edge from X0, the following program converts the character string "6B52A71379" stored in D0 through D4 into binary data. The result is stored in D10 through D14.



NOTE

This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

7.11.16 RIGHT, RIGHTP, LEFT, LEFTP

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	● ¹

¹ Not available for Q00JCPU, Q00CPU and Q01CPU


Devices MELSEC Q

	Usable Devices											
	Internal Devices (System, User)		File		CNET/10 J□\□	Special Function	Index Register	Cons	stant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Zn	K, H (16#)	\$	U	J	·
s	_	•	•	_	_	_	_	_	•	_		
d	_	•	•	-	_	_	_	1	-	1	SM0	4
n	•	•	•	•	•	•	•	•	_	_		

GX IEC Developer



GX Developer




Variables

Device	Meaning	Data Type
S	First number of device storing the character string.	
d	First number of device area storing the determined characters of the character string.	
n	Number of characters stored on the left or on the right.	BIN 16-bit


Functions Extraction of character string data from the right or from the left RIGHT Extract character string data from the right

The RIGHT instruction stores n characters from the right side of the character string (end of character string) from s onwards. The characters are stored from d onwards.



¹ ASCII code of the 2nd characters/ ASCII code of the 1st chracter

With n = 5



¹ ASCII code for the 5th character

If the number of characters in n is zero, the character code "00H" is stored from d onward.

² ASCII code of the 4th character/ ASCII code of the 3rd character

³ ASCII code of the last character minus n+2/ ASCII code of the last character minus n+1

⁴ ASCII code of the last character minus n+4/ ASCII code of the last character minus n+3

⁵ ASCII code of the last character minus 1/ ASCII code of the last character minus 2

⁶ "00H"/ ASCII code of the last character

⁷ ASCII code of the last character minus n+2/ ASCII code of the last character minus n+1


⁸ ASCII code of the last character minus n+4/ ASCII code of the last character minus n+3

⁹ ASCII code of the last character minus 1/ ASCII code of the last character minus 2

^{10 &}quot;00н"/ ASCII code of the last character


LEFT Extract character string data from the left

The LEFT instruction stores n characters from the left side of the character string (beginning of character string) from s onwards. The characters are stored from d onwards.



¹ ASCII code of the 2nd character/ ASCII code of the 1st character

With n=7



¹ ASCII code of the 7th character

If the number of characters in n is zero, the character code "00H" is stored from d onwards.

Operation Errors

In the following cases an operation error occurs and the error flag is set:

- The value in n exceeds the number of existing characters stored from s onwards (error code 4101).
- The area specified by n exceeds the relevant device range of the device specified by d (error code 4101).

² ASCII code of the 4th character/ ASCII code of the 3rd character

³ ASCII code of the character n-1/ ASCII code of the character n-2

⁴ ASCII code of the character n+1/ ASCII code of the nth character

⁵ "00H"/ ASCII code of the last character

⁶ ASCII code of the 2nd character/ ASCII code of the 1st character

⁷ ASCII code of the 4th character/ ASCII code of the 3rd character


⁸ ASCII code of the character n-1/ ASCII code of the character n-2

^{9 &}quot;00H"/ ASCII code of the nth character

Program Example 1

RIGHTP

With leading edge from X0, the following program extracts 4 characters of the data from the right side of the character string stored in R0 through R4 and stores it in D0 through D2.




¹ ASCII code of the 4th character

Program Example 2

LEFTP

With leading edge from X1C, the following program extracts the number of characters specified in D0 from the left side of the character string specified in D100 through D104. The result is stored in R10 through R13.



¹ ASCII code of the 6th character

NOTE

These program examples will not run without variable definition in the header of the program organization unit (POU). They would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

7.11.17 MIDR, MIDRP, MIDW, MIDWP

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	● ¹

¹ Not available for Q00JCPU, Q00CPU and Q01CPU

Devices MELSEC Q

	Usable Devices										
		Devices n, User)	File Direct		Direct J□N□ Func		Special Index Register		Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	U□\G□	Žn	ð			
s 1	_	•	•		_	_	_	•	_		
d	_	•	•		_	_	_	1	_	SM0	4
s2	•	•	•	•	•	•	•		_		

GX IEC Developer



GX Developer



Variables

Set Data	Mooning	Data Type		
Set Data	Meaning	MELSEC	IEC	
s1	First number of device storing character string data.	Character	Character string	
d	First number of device storing the operation result.	string		
s2	First number of device storing the 1st character and the number of characters. (s2)+0: Register of the 1st character (s2)+1: Number of characters	BIN 16-bit	Array [12] of ANY16	


Functions Storing and moving parts of character strings

MIDR Storing specified parts of character strings

The MIDR instruction stores a part specified from s onwards of the character string stored from d onwards.


The first character of part to be stored is specified in s2 (Array_s[1]) and is counted beginning from the left part of the character string (lower byte of s1).

The length of the part to be stored is specified in s2+1 (Array_s[2]).



¹ Position of the 5th character (s2)

No operation is processed, if the number of characters in (s2)+1 (Array_s[2]) is zero.



¹ Position of the 5th character (s2)


² Position of the last character to be stored

MIDW Moving parts of character string to a defined area

The MIDW instruction stores a part of specified length of the character string stored from s1 onwards in the area specified in d and d+1.


The first address of the storage area in d through d+n is specified in s2 (Array_s2[1]) and is counted beginning from the left part of the character string (lower byte of d).


The length of the part of string to be stored is specified in s2+1 (Array_s2[2]).



No operation is processed, if the number of characters in (s2)+1 (Array_s2[2]) is zero.

If the number of characters specified in (s2)+1 (Array_s2[2]) exceeds the storage area specified from d onwards, the remaining characters are cut off. In the following diagram the characters "35H" through "37H" are not stored.





If the value -1 is stored in (s2)+1 (Array_s2[2]), the characters are stored from s1 onwards.

Operation Errors

In the following cases an operation error occurs and the error flag is set:

For the MIDR instruction

- The initial device number of the characters to be stored specified in s2 (Array_s2[1]) exceeds the range from s1 to (s1)+n (error code 4101).
- The initial device number of the characters to be stored specified in (s2)+1 (Array_s2[2]) exceeds the range from d to d+n (error code 4101).


For the MIDW instruction

- The initial device number of the characters to be stored specified in (s2) (Array_s2[1]) exceeds the range from d to d+n (error code 4101).
- The initial device number of the characters to be stored specified in (s2)+1 (Array_s2[2]) exceeds the storage range in s1 through (s1)+n (error code 4101).

Program Example 1

MIDRP


With leading edge from X0, the following program stores characters in D0 through D2 from a character string in D10 through D13. The number of characters to be stored is specified in R1 (var_R0 Array [2]). The starting position within the source string is specified in R0 (var_R0 Array [1]).



Program Example 2

MIDWP

With leading edge from X1C, the following program stores characters in D100 through D104 from the beginning of a character string in D0 through D3. The number of characters to be stored is specified in R1 (var_R0 Array [2]). The starting position where the characters are stored is specified by R0 (var_R0 Array [1]).



NOTE

7.11.18 INSTR, INSTRP

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	• ¹

¹ Not available for Q00JCPU, Q00CPU and Q01CPU

Devices MELSEC Q

	Usable Devices																	
		Devices n, User)	File		CNET/10 J_N_	Special Function	r IIIUGA		Fattan IIIUGA		r IIIUGA		IIIUGA I		stant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module negister k H	U	J										
s1	_	•	•	_	_	_	_	_	•	_								
s2	_	•	•	_	_	_	_	_	•	_	SM0	5						
d	•	•	•	•	•	•	•	-	_	1	SIVIU	5						
n	•	•	•	•	•	•	•	•	_									

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type
s1	First number of device storing the character string to be searched for.	Character string
s2	First number of device storing the character string data to be searched through.	Character string
d	Initial number of device storing the search result.	DIN 16 bit
n	Initial position where data is searched.	BIN 16-bit

Functions Search for character strings


INSTR Search for character strings

The INSTR instruction searches the character string specified in s1 through (s1)+n within the character string data specified by s2 through (s2)+n.

The search begins with the character specified in n.

The first matching character is stored in d. The character is counted beginning from the left part of the character string (lower byte of s2).

For n=3



¹ The search starts from the 3rd character

If no matching character string is found, a zero is stored in d.

In case the value specified in n is negative or zero, no operation is processed.

Operation Errors

In the following cases an operation error occurs and the error flag is set:

 The initial search position stored in n exceeds the range of (s2) through (s2)+n (error code 4100).


² First character of the searched character string

³ Search result

Program Example 1

INSTRP

With leading edge from X0, the following program searches in R0 onwards beginning with the 5th character for the character string specified in D0 through D2. The result (0) is stored in D100.




¹ This area is not searched through.

² The search begins with the 5th character.

Program Example 2

INSTRP

With leading edge from X0, the following program searches in D0 onwards beginning with the 3rd character for the character string "AB". The search result (5) is stored in D100.



¹ The search begins with the 3rd character.

NOTE

² The searched character string begins at the 5th character.

7.11.19 EMOD, EMODP

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	● ¹

 $^{^{\}rm 1}$ Not available for Q00JCPU, Q00CPU and Q01CPU

Devices MELSEC Q

	Usable Devices													
		Devices 1, User)	File	MELSE(Direct	CNET/10 J□\□	Function Bogiston		Function I		Cons	stant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Zn	K, H (16#)	E	U				
s1	_	•	•	_	•	•	_	_	•	_				
s2	•	•	•	•	•	•	•	•	_		SM0	4		
d1	_	•	•	_	_	_	_	_	_	_				

GX IEC Developer



GX Developer




Set Data	Meaning	Data Type
s1	Floating point data (real number) or first number of device storing the floating point data.	Real number
s2	Number of digits the floating point is moved to the right or first number of device storing such data.	BIN 16-bit
d1	First number of device storing the floating point number in BCD data format.	

Functions

Conversion of floating point number into the BCD format

EMOD Conversion into the BCD format

The EMOD instruction calculates the BCD format from the floating point number (real number) in s1 and (s1)+1 considering the decimal point shift to the right specified in s2. The result is stored in d1 through (d1)+4.




- ¹ Floating point data (real number)
- ² Shift of the decimal point to the right
- ³ Sign bit (0 = positive / 1 = negative)
- ⁴ 7 BCD digits
- ⁵ Exponent sign (0 = positive / 1 = negative)
- ⁶ BCD exponent (Value range 0 to 38)
- ⁷ Floating point number in BCD data format

The following diagrams show conversion examples.

¹ Floating point data (real number)

The floating point number in s1 and (s1)+1 is rounded up to 7 digits and stored in (d1)+1 and (d1)+2.



¹ Rounded up

Operation Errors


In the following cases an operation error occurs and the error flag is set:

- The number of digits of the decimal point shift (s2) exceeds the range of 0 to 7 (error code 4100).
- The value entered in d1 through (d1)+4 exceeds the relevant storage device area (error code 4101).

Program Example

EMOD

While X0 is set, the following program converts the floating point data (real number) specified in D0 and D1 considering the decimal point shift specified in R10. The result is stored in D100 through D104.



NOTE

7.11.20 EREXP, EREXPP

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	● ¹

 $^{^{\}rm 1}$ Not available for Q00JCPU, Q00CPU and Q01CPU


Devices MELSEC Q

	Usable Devices										
		Devices 1, User)	File	MELSE(Direct	CNET/10 Junu	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)	U		
s1	_	•	•	_	_	_	_	_	_		
s2	•	•	•	•	•	•	•	•	1	SM0	3
d1	_	•	•	_	•	•	_	_	_		

GX IEC Developer



GX Developer




Set Data	Meaning	Data Type
s1	First number of device storing floating point data in BCD data format.	BIN 16-bit
s2	Specification of decimal places or device storing such data.	BIN 10-DIL
d1	Device storing floating point data (real number).	Real number

Functions Conversion of floating point data into the decimal format

EREXP Conversion into the decimal format

The EREXP instruction calculates the decimal format of the floating point data (real number) from the floating point data in BCD format in s1 through (s1)+4, considering the decimal places specified in s2. The result is stored in d1 and (d1)+1.



¹ Floating point data in BCD data format

The sign in s1 and the sign of the exponent in (s1)+3 is set to 0 for a positive value. For a negative value the sign bit is 1.

The value of the BCD exponent (s1)+4 may range from 0 to 7.

The decimal places in s2 may range from 0 to 7.

² Sign bit (0 = positive / 1 = negative)

³ 7 BCD digits

⁴ Exponent sign (0 = positive / 1 = negative)

⁵ BCD exponent (value range 0 to 38)

⁶ Number of decimal places (value range 0 to 7)

⁷ Floating point data (real number)

Operation Errors


In the following cases an operation error occurs and the error flag is set:

- The sign designation in s1 is not 0 or 1 (error code 4100).
- The BCD data in (s1)+1 and (s1)+2 contains more than 8 digits (error code 4100).
- The exponent sign in (s1)+3 is not 0 or 1 (error code 4100).
- The exponent data in (s1)+4 exceeds the range from 0 to 38 (error code 4100).
- The number of decimal places in s2 exceeds the range of 0 to 7 (error code 4101).

Program Example

EREXPP

With leading edge from X0, the following program calculates the floating point value (real number) in decimal format from the floating point value in BCD format specified in D0 through D4 considering the decimal places specified in D10. The result is stored in D100 and D101.



7.12 Special functions

Function	MELSEC Instruction in MELSEC Editor	MELSEC Instruction in IEC Editor
	CINI	SIN_MD
O'm a calculation	SIN	SIN_E_MD
Sine calculation	OIND	SIN_P_MD
	SINP	SIN_P_E_MD
	000	COS_MD
Cosine calculation	COS	COS_E_MD
Cosine Calculation	COSP	COS_P_MD
	COSF	COS_P_E_MD
	TAN	TAN_MD
Tangant calculation	IAN	TAN_E_MD
Tangent calculation	TANP	TAN_P_MD
	IANP	TAN_P_E_MD
	ASIN	ASIN_MD
Arcus sine calculation	ASIN	ASIN_E_MD
Arcus sine calculation	ASINP	ASIN_P_MD
	ASINF	ASIN_P_E_MD
	ACOS	ACOS_MD
Arcus cosine calculation	ACOS	ACOS_E_MD
Arcus cosine calculation	ACOCR	ACOS_P_MD
	ACOSP	ACOS_P_E_MD
	ATAN	ATAN_MD
Argus tongent calculation	AIAN	ATAN_E_MD
Arcus tangent calculation	ATANP	ATAN_P_MD
	ATANE	ATAN_P_E_MD
	RAD	RAD_MD
Conversion from degrees into radion	NAD	RAD_E_MD
Conversion from degrees into radian	RADP	RAD_P_MD
	NAUF	RAD_P_E_MD
	DEG	DEG_MD
Conversion from radian into degree	DEG	DEG_E_MD
Conversion from radian into degree	DEGP	DEG_P_MD
	DEGF	DEG_P_E_MD
	SQR	SQR_MD
Square root	Jun	SQR_E_MD
Oqualo 100t	SQRP	SQR_P_MD
	OQI II	SQR_P_E_MD
	EXP	EXP_MD
Floating point value as	LAI	EXP_E_MD
exponent of e	EXPP	EXP_P_MD
	LAFF	EXP_P_E_MD

Function	MELSEC Instruction in MELSEC Editor	MELSEC Instruction in IEC Editor	
	LOG	LOG_MD	
Logarithm (natural) calculation	LOG	LOG_E_MD	
Logantiiii (naturai) calculation	LOGP	LOG_P_MD	
	LOGF	LOG_P_E_MD	
Randomize value	RND	RND_M	
haridomize value	RNDP	RNDP_M	
Update random values	SRND	SRND_M	
Opuate random values	SRNDP	SRNDP_M	
	DCOD	BSQR_MD	
Square root calculation from	BSQR	BSQR_K_MD	
4-digit BCD data	DCODD	BSQR_P_MD	
	BSQRP	BSQR_K_P_MD	
	DDCCD	BDSQR_MD	
Square root calculation from	BDSQR	BDSQR_K_MD	
8-digit BCD data	DDOODD	BDSQR_P_MD	
	BDSQRP	BDSQR_K_P_MD	
	DOIN	BSIN_MD	
Oir a calculation from BOD data	BSIN	BSIN_K_MD	
Sine calculation from BCD data	DOIND	BSIN_P_MD	
	BSINP	BSIN_K_P_MD	
	D000	BCOS_MD	
Outline and a lating from DOD date	BCOS	BCOS_K_MD	
Cosine calculation from BCD data	DOOOD	BCOS_P_MD	
	BCOSP	BCOS_K_P_MD	
	DTAN	BTAN_MD	
	BTAN	BTAN_K_MD	
Tangent calculation from BCD data		BTAN_P_MD	
	BTANP	BTAN_K_P_MD	
	BASIN	BASIN_MD	
Arcus sine calculation from BCD data	BASINP	BASIN_P_MD	
Arcus cosine calculation	BACOS	BACOS_MD	
from BCD data	BACOSP	BACOS_P_MD	
Arcus tangent calculation	BATAN	BATAN_MD	
from BCD data	BATANP	BATAN_P_MD	

NOTE Within the IEC editors please use the IEC instructions.

7.12.1 SIN, SINP

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
		● ¹	● ¹	•	\bullet^2

¹ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.


Devices MELSEC Q

	Usable Devices										
		Devices n, User)	File		CNET/10 J_N_	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	E			
s	_	•	•	_	•	•	_	•	_		3
d	_	•	•	_	•	•	_	_	_		3

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type			
s	First number of device storing angle data for the SIN instruction (sine).	Real number			
d	First number of device storing the operation result.				

 $^{^{\}rm 2}\,{\rm Not}$ available for Q00JCPU, Q00CPU and Q01CPU


Special functions SIN, SINP

Functions

Sine calculation from floating point values

SIN Sine calculation

The SIN instruction calculates the sine value from angle data in s and s+1. The result is stored in d and d+1.



¹ Floating point value (real number)

The angle in s and s+1 must be specified in radian measure (degrees x $\pi/180$). The conversion from degrees into radian is described in the sections on the RAD and DEG instructions.

Operation Error

In the following cases an operation error occurs and the error flag is set:


• For Q4AR CPU only: When SM707 is OFF and the specified device (s) contains -0 (error code 4100).

SIN, SINP Special functions

Program Example

SIN

While SM400 is set, the following program calculates the sine value from the 4-digit BCD angle specification in X20 through X2F. The result is stored as floating point value (real number) in D0 and D1.



¹ BCD value

NOTE

² Conversion into the BIN format

³ BIN value

⁴ Conversion into the floating point format

⁵ Floating point value (real number)

⁶ Conversion into the radian measure

⁷ Calculation of the sine value

Special functions COS, COSP

7.12.2 COS, COSP

CPU


AnS AnN		AnA(S)	AnU	QnA(S), Q4AR	System Q
		● ¹	● ¹	•	\bullet^2

¹ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.


Devices MELSEC Q

				ι	Jsable Dev	ices					
	Internal Devices (System, User)		File	MELSE(Direct	CNET/10 J_N_	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	E			
s	_	•	•	_	•	•	_	•	_		2
d	_	•	•	_	•	•	_	_	_	_	3

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type	
s	First number of device storing angle data for the COS instruction (cosine).	Real number	
d	First number of device storing the operation result.		

 $^{^{\}rm 2}\,{\rm Not}$ available for Q00JCPU, Q00CPU and Q01CPU


COS, COSP Special functions

Functions

Cosine calculation from floating point values

COS Cosine calculation

The COS instruction calculates the cosine value from angle data in s and s+1. The result is stored in d and d+1.



¹ Floating point value (real number)

The angle in s and s+1 must be specified in radian measure (degrees x $\pi/180$). The conversion from degrees into radian is described in the sections on the RAD and DEG instructions.

Operation Error


In the following cases an operation error occurs and the error flag is set:

 For Q4AR CPU only: When SM707 is OFF and the specified device (s) contains -0 (error code 4100). Special functions COS, COSP

Program Example

COS

While SM400 is set, the following program calculates the cosine value from the 4-digit BCD angle specification in X20 through X2F. The result is stored as floating point value (real number) in D0 and D1.



¹ BCD value

NOTE

² Conversion into the BIN format

³ Binary value

⁴ Conversion into the floating point format

⁵ Floating point value (real number)

⁶ Conversion into the radian measure

⁷ Calculation of the cosine value

TAN, TANP Special functions

7.12.3 TAN, TANP

CPU


AnS AnN		AnA(S)	AnU	QnA(S), Q4AR	System Q
		•1	● ¹	•	● ²

¹ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.


Devices MELSEC Q

	Usable Devices										
	Internal Devices (System, User)		File	MELSE(Direct	CNET/10 J_N_	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn				
s	_	•	•	_	•	•	_	•	_	SM0	3
d	_	•	•	_	•	•	_	_	_	SIVIU	3

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type	
s	First number of device storing angle data for the TAN instruction (tangent).	D. al assession	
d	First number of device storing the operation result.	Real number	

 $^{^{\}rm 2}\,{\rm Not}$ available for Q00JCPU, Q00CPU and Q01CPU


Special functions TAN, TANP

Functions

Tangent calculation from floating point values

TAN Tangent calculation

The TAN instruction calculates the tangent value from angle data in s and s+1. The result is stored in d and d+1.



¹ Floating point value (real number)

The angle in s and s+1 must be specified in radian measure (degrees x $\pi/180$). The conversion from degrees into radian is described in the sections on the RAD and DEG instructions.

If the angle in s and s+1 retains the values $\pi/2$ rad or $(3/2)x\pi$ rad, an error message is returned from the radian measure calculation.

Operation Errors

In the following cases an operation error occurs and the error flag is set:


- The operation result is zero or does not range from $\pm 2^{-127}$ to $\pm 2^{129}$ (error code 4100).
- For Q4AR CPU only: When SM707 is OFF and the specified device (s) contains -0 (error code 4100).

TAN, TANP Special functions

Program Example

TAN

With leading edge from SM400, the following program calculates the tangent value from the 4-digit BCD angle specification in X20 through X2F. The result is stored as floating point value (real number) in D0 and D1.



¹ BCD value

NOTE

² Conversion into the BIN format

³ Binary value

⁴ Conversion into the floating point format

⁵ Floating point value (real number)

⁶ Conversion into the radian measure

⁷ Calculation of the tangent value

Special functions ASIN, ASINP

7.12.4 ASIN, ASINP

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
		● ¹	● ¹	•	● ²

¹ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.

Devices MELSEC Q

	Usable Devices										
		Devices n, User)	File		CNET/10 J_N_	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	E			
s	_	•	•	_	•	•	_	•	1	SM0	3
d	_	•	•	_	•	•	_	_	_	SIVIU	3

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type
s	First number of device storing sine value for the calculation of the arcus sine.	Real number
d	First number of device storing the operation result.	

 $^{^{\}rm 2}\,{\rm Not}$ available for Q00JCPU, Q00CPU and Q01CPU


ASIN, ASINP Special functions

Functions

Arcus sine calculation of floating point values

ASIN Arcus sine calculation

The ASIN instruction calculates the angle from the sine value in s and s+1. The result is stored in d and d+1.



¹ Floating point value (real number)

The sine value in s and s+1 may range within the value range of -1 to 1.

The angle in s and s+1 must be specified in radian measure (degrees x $\pi/180$). The conversion from degrees into radian is described in the sections on the RAD and DEG instructions.

Operation Errors

In the following cases an operation error occurs and the error flag is set:


- The value in s and s+1 exceeds the value range of -1 to 1 (error code 4100).
- For Q4AR CPU only: When SM707 is OFF and the specified device (s) contains -0 (error code 4100).

Special functions ASIN, ASINP

Program Example

ASIN

While SM400 is set, the following program calculates the arcus sine value from the floating point data (real number) in D0 and D1. The resulting angle in radian measure is output at Y20 through Y4F as 4-digit BCD value.



- ¹ Floating point value (real number)
- ² Arcus sine calculation
- ³ Floating point value (real number)
- ⁴ Conversion of the angle measures
- ⁵ Floating point value (real number)
- ⁶ Conversion into the BIN format
- ⁷ Binary value
- ⁸ Conversion into the BCD format
- 9 BCD value

NOTE

7.12.5 ACOS, ACOSP

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
		● ¹	● ¹	•	● ²

¹ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.

Devices MELSEC Q

				ı	Usable Devi	ices					
		Devices n, User)	File		CNET/10 J_N_	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	E			
s	_	•	•	_	•	•	_	•	_	SM0	3
d	_	•	•	_	•	•	_	_	_	SIVIU	3

GX IEC Developer



GX Developer

```
ACOS s d }
```

Set Data	Meaning	Data Type
s	First number of device storing cosine value for the calculation of the arcus cosine.	Real number
d	First number of device storing the operation result.	

² Not available for Q00JCPU, Q00CPU and Q01CPU


ACOS, ACOSP

Functions

Arcus cosine calculation of floating point values

ACOS Arcus cosine calculation

The ACOS instruction calculates the angle from the cosine value in s and s+1. The result is stored in d and d+1.



¹ Floating point value (real number)

The cosine value in s and s+1 may range within the value range of -1 to 1.

The angle in s and s+1 must be specified in radian measure (degrees x π /180). The conversion from degrees into radian is described in the sections on the RAD and DEG instructions.

Operation Errors


In the following cases an operation error occurs and the error flag is set:

- The value in s and s+1 exceeds the value range of -1 to 1 (error code 4100).
- For Q4AR CPU only: When SM707 is OFF and the specified device (s) contains -0 (error code 4100).

Program Example

ACOS

While SM400 is set, the following program calculates the arcus cosine value from the floating point data (real number) in D0 and D1. The resulting angle in radian measure is output at Y20 through Y4F as 4-digit BCD value.



¹ Floating point value (real number)

NOTE

² Arcus cosine calculation

³ Floating point value (real number)

⁴ Conversion of the angle measures

⁵ Floating point value (real number)

⁶ Conversion into the BIN format

⁷ Binary value

⁸ Conversion into the BCD format

⁹ BCD value

ATAN, ATANP

7.12.6 ATAN, ATANP

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
		● ¹	● ¹	•	lacksquare

¹ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.


Devices MELSEC Q

		Usable Devices									
		Devices n, User)	File		CNET/10 J_N_	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	E			
s	_	•	•	_	•	•	_	•	1		2
d	_	•	•	_	•	•	_	_	_		٥

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type
s	First number of device storing tangent value for the calculation of the arcus tangent.	Real number
d	First number of device storing the operation result.	

² Not available for Q00JCPU, Q00CPU and Q01CPU


ATAN, ATANP Special functions

Functions

Arcus tangent calculation of floating point values

ATAN Arcus tangent calculation

The ATAN instruction calculates the angle from the cosine value in s and s+1. The result is stored in d and d+1.



¹ Floating point value (real number)

The angle in s and s+1 must be specified in radian measure (degrees x $\pi/180$). The conversion from degrees into radian is described in the sections on the RAD and DEG instructions.

Operation Error

In the following cases an operation error occurs and the error flag is set:


• For Q4AR CPU only: When SM707 is OFF and the specified device (s) contains -0 (error code 4100).

Special functions ATAN, ATANP

Program Example

ATAN

While SM400 is set, the following program calculates the arcus tangent value from the floating point data (real number) in D0 and D1. The resulting angle in radian measure is output at Y20 through Y4F as 4-digit BCD value.



¹ Floating point value (real number)

NOTE

² Arcus tangent calculation

³ Floating point value (real number)

⁴ Conversion of the angle measures

⁵ Floating point value (real number)

⁶ Conversion into the BIN format

⁷ Binary value

⁸ Conversion into the BCD format

⁹ BCD value

RAD, RADP Special functions

7.12.7 RAD, RADP

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
		● ¹	● ¹	•	● ²

Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.

Devices MELSEC Q

			Usable Devices								
		Devices n, User)	File		CNET/10 J_N_	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	E			
s	_	•	•	_	•	•	_	•	_		3
d	_	•	•	_	•	•	_	_	_		3

GX IEC Developer



GX Developer

```
[RAD s d ]
```

Set Data	Meaning	Data Type
s	First number of device storing degree value to be converted into radiant value.	Deal number
d	First number of device storing conversion result.	Real number

 $^{^{\}rm 2}\,{\rm Not}$ available for Q00JCPU, Q00CPU and Q01CPU


Special functions RAD, RADP

Functions

Conversion from degrees into radian as floating point value

RAD Conversion from degrees into radian

The RAD instruction calculates the radian value (rad) from the degree value ($^{\circ}$) in s and s+1. The result is stored in d and d+1.



¹ Floating point value (real number)

The conversion from degrees into radiant applies to the following equation:

Radian value = degree value $x \pi / 180$

Operation Error


In the following cases an operation error occurs and the error flag is set:

 For Q4AR CPU only: When SM707 is OFF and the specified device (s) contains -0 (error code 4100). RAD, RADP Special functions

Program Example

RAD

While SM400 is set, the following program calculates the radian value from the degree value of the 4-digit BCD value in X20 through X2F. The result is stored in D20 and D21 as floating point value.



¹ Conversion into the BIN format

NOTE

² Conversion into the floating point format

³ Conversion into radian measure

⁴ BCD value

⁵ Binary value

⁶ Floating point value (real number)

⁷ Floating point value (real number)

Special functions DEG, DEGP

7.12.8 DEG, DEGP

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
		● ¹	● ¹	•	lacksquare

¹ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.


Devices MELSEC Q

		Usable Devices									
	Internal Devices (System, User)		File	MELSE(Direct	CNET/10 J_N_	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	E			
s	_	•	•	_	•	•	_	•	_		3
d	_	•	•	_	•	•	_	_			3

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type
s	First number of device storing radiant value to be converted into degree value.	Real number
d	First number of device storing conversion result.	neal number

 $^{^{\}rm 2}\,{\rm Not}$ available for Q00JCPU, Q00CPU and Q01CPU


DEG, DEGP Special functions

Functions

Conversion from radian in floating point format into degrees

DEG Conversion from radian into degrees

The DEG instruction calculates the degree value (°) from the radian value (rad) in s and s+1. The result is stored in d and d+1.



¹ Floating point value (real number)

The conversion from radian into degrees applies to the following equation:

Degree value = radian value $x 180 / \pi$

Operation Error


In the following cases an operation error occurs and the error flag is set:

 For Q4AR CPU only: When SM707 is OFF and the specified device (s) contains -0 (error code 4100). Special functions DEG, DEGP

Program Example

DEG

While SM400 is set, the following program calculates the degree value from the radian value stored in D20 and D21 in 4-digit BCD format. The result is stored in D20 and D21 as floating point value.



¹ Conversion into degrees

NOTE

² Conversion into the BIN format

³ Conversion into the BCD format

⁴ Floating point value (real number)

⁵ Floating point value (real number)

⁶ Binary value

⁷ BCD value

SQR, SQRP Special functions

7.12.9 SQR, SQRP

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
		● ¹	● ¹	•	$lacksquare^2$

Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.


Devices MELSEC Q

		Usable Devices									
		Devices 1, User)	File	MELSE(Direct	CNET/10 J_N_	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	E			
s		•	•		•	•		•	_	SM0	3
d	_	•	•	_	•	•	_		_	JIVIU	J

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type	
s	First number of device storing the value for the square root calculation.	Real number	
d	First number of device storing the square root result.		

 $^{^{\}rm 2}\,{\rm Not}$ available for Q00JCPU, Q00CPU and Q01CPU


Special functions SQR, SQRP

Functions

Square root calculation of floating point values

SQR Square root calculation

The SQR instruction calculates the square root of the floating point value in s and s+1. The result is stored in d and d+1.



¹ Floating point value (real number)

Only positive values may be stored in s and s+1. (Negative values cannot be processed).

Operation Errors


- The value entered in s is negative.
- For Q4AR CPU only: When SM707 is OFF and the specified device (s) contains -0 (error code 4100).

SQR, SQRP Special functions

Program Example

SQR

While SM400 is set, the following program calculates the square root of the 4-digit BCD value in X20 through X2F. The result is stored in D0 and D1.



¹ Conversion into the BIN format

NOTE

² Conversion into the floating point format

³ Square root calculation

⁴ BCD value

⁵ Binary value

⁶ Floating point value (real number)

⁷ Floating point value (real number)

Special functions EXP, EXPP

7.12.10 EXP, EXPP

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
		● ¹	● ¹	•	lacksquare

¹ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.

Devices MELSEC Q

		Usable Devices									
		Devices 1, User)	File	MELSE(Direct	CNET/10 J_N_	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	E			
s		•	•		•	•		•	_	SM0	3
d	_	•	•	_	•	•	_		_	JIVIU	J

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type	
s	First number of device storing the value for the EXP instruction.	Real number	
d	First number of device storing the operation result.	neal number	

² Not available for Q00JCPU, Q00CPU and Q01CPU


EXP, EXPP Special functions

Functions

Floating point values as exponent of the base e

EXP Exponent of e

The EXP instruction calculates the corresponding exponent to the base e from the floating point value in s and s+1. The result is stored in d and d+1.



¹ Floating point value (real number)

The calculation is based on the Euler's constant: "e = 2.718281828".

Operation Errors


- The calculation result exceeds the value range from 2⁻¹²⁷ to 2¹²⁹ (error code 4100).
- For Q4AR CPU only: When SM707 is OFF and the specified device (s) contains -0 (error code 4100).

Special functions EXP, EXPP

Program Example

EXP

The following program calculates the result of the exponential function to the base e with the 2-digit BCD value at X20 through X27. The result is stored in D0 and D1 in floating point format.



¹ Conversion into the BIN format

NOTE

The calculation result must not exceed 2^{129} In = 89.41598. If the BCD value exceeds the value 90, an error message is returned from SM0.

² Conversion into the floating point format

³ Exponential calculation

⁴ BCD value

⁵ Binary value

⁶ Floating point value (real number)

⁷ Floating point value (real number)

LOG, LOGP Special functions

7.12.11 LOG, LOGP

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
		● ¹	● ¹	•	● ²

Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.

Devices MELSEC Q

	Usable Devices										
		Devices n, User)	File	MELSE(Direct	CNET/10 J_N_	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	E			
s	_	•	•		•	•	_	•	_	SM0	3
d	_	•	•	_	•	•	_	_		JIVIU	3

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type	
s	First number of device storing the value for the LOG instruction.	Real number	
d	First number of device storing the operation result.	neal number	

 $^{^{\}rm 2}\,{\rm Not}$ available for Q00JCPU, Q00CPU and Q01CPU


Special functions LOG, LOGP

Functions

Logarithm (In) calculation from floating point values

LOG Logarithm (In) calculation

The LOG instruction calculates the natural logarithm from the floating point number in s and s+1. The result is stored in d and d+1.



¹ Floating point value (real number)

Only positive values can be specified in s and s+1. Negative values cannot be calculated.

Operation Errors


- The value specified in s is negative (error code 4100).
- The calculation result exceeds the value range from 2⁻¹²⁷ to 2¹²⁹ (error code 4100).
- For Q4AR CPU only: When SM707 is OFF and the specified device (s) contains -0 (error code 4100).

LOG, LOGP Special functions

Program Example

LOG

The following program calculates the natural logarithm from the value 10. The result is stored in D30 through D31.



¹ Conversion into the floating point format

NOTE

The LOG instruction calculates the natural logarithm (base e). The following formula converts the natural logarithm to normal logarithm (base 10):

 $log10 X = 0.43429 \times logeX$

NOTE

² Logarithm calculation

³ Binary value

⁴ Floating point value (real number)

⁵ Floating point value (real number)

7.12.12 RND, RNDP, SRND, SRNDP

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q	
				•	● ¹	

 $^{^{\}rm 1}$ Not available for Q00JCPU, Q00CPU and Q01CPU

Devices MELSEC Q

	Usable Devices										
		Internal Devices (System, User) File Direct J□N□			Special Function	Index Register	Constant K, H, 16#	Other	Error Flag	Number of steps	
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	К, П, 10#			
s				•				_	_	_	3

GX IEC Developer



GX Developer

Set Data	Meaning	Data Type
d	First number of device storing the randomized value.	BIN 16-bit
S	Random value series or first number of device storing such data.	DIIN 10-DIL

Functions Randomizing values and series update

RND Randomizing values

The RND instruction generates a random value ranging from 0 to 32767 and stores it in d.


SRND Updating series of random values

The SRND instruction updates the series of random values stored in s.

Program Example 1

RND


While X10 is set, the following program stores the generated random value in D100.



Program Example 2

SRND

While X10 is set, the following program updates the series of random values in D0.



7.12.13 BSQR, BSQRP, BDSQR, BDSQRP

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
		● ¹	● ¹	•	$lacksquare^2$

Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.

Devices MELSEC Q

	Usable Devices										
		Devices n, User)	File	File Direct				Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Register Zn	K, H, (16#)			
s				•				•	1	SM0	3
d				•				_	_	SIVIU	3

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type
s	Data for the square root calculation or first number of device storing such data.	BCD 4-/ 8-digit
d	First number of device storing the found square root.	BCD 4-digit

² Not available for Q00JCPU, Q00CPU and Q01CPU

Functions

Square root calculation from 4-digit or 8-digit BCD data

BSQR Square root calculation from 4-digit BCD data

The BSQR instruction calculates the square root of s and stores the result in d and d+1.

¹ Integer part

² Decimal places


The data in s must be a BCD value with at maximum 4 digits. The value range from 0 to 9999 must not be exceeded.

The calculation result stored in d and d+1 must not exceed the value range from 0 to 9999.

The result is calculated with a 5-digit accuracy and rounded to a 4-digit value.

BDSQR Square root calculation from 8-digit BCD data

The BDSQR instruction calculates the square root of s and s+1 and stores the result in d and d+1.



The data in s and s+1 must be a BCD value with at maximum 8 digits. The value range from 0 to 99999999 must not be exceeded.

The calculation result stored in d and d+1 must not exceed the value range from 0 to 9999.

The result is calculated with a 5-digit accuracy and rounded up to a 4-digit value.

Operation Errors


In the following cases an operation error occurs and the error flag is set:

• The data stored in s (s+1) is no BCD data (error code 4100).

Program Example 1

BSQR

While SM400 is set, the following program calculates the square root of the BCD value 1325 and outputs the integer part of the result as 4-digit BCD value at Y50 through Y5F. The decimal places are output as 4-digit BCD value at Y40 through Y4F.




¹ Square root calculation

Program Example 2

BDSQR

While SM400 is set, the following program calculates the square root of the BCD value 74625813 and outputs the integer part of the result as 4-digit BCD value at Y50 through Y5F. The decimal places are output as 4-digit BCD value at Y40 through Y4F.



¹ Square root calculation

NOTE

Special functions BSIN, BSINP

7.12.14 BSIN, BSINP

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
		● ¹	● ¹	•	● ²

Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.


Devices MELSEC Q

	Usable Devices										
		Devices n, User)	File	MELSE(Direct	CNET/10 J_N_	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H, (16#)			
s	•	•	•	•	•	•	•	•	_	SM0	3
d	_	•	•	_	_	_	_	_	_	SIVIU	3

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type
s	First number of device storing angle data for the BSIN instruction (sine).	4-digit
d	First number of device storing the calculation result.	BCD value

 $^{^{\}rm 2}\,{\rm Not}$ available for Q00JCPU, Q00CPU and Q01CPU


BSIN, BSINP Special functions

Functions

Sine calculation from BCD data

BSIN Sine calculation

The BSIN instruction calculates the sine value from the angle data in s. The sign character of the result is stored in d. The value of the result is stored in d+1 and d+2.



¹ Sign bit

The value s must be a BCD value ranging from 0° to 360°.

The sign of the result in d is 0 for a positive value and 1 for a negative value.

The result in d+1 and d+2 may range from -1.000 to 1.000 in BCD format.

The calculation result will be rounded from the 5th digit on.

Operation Errors

- The data specified in s is no BCD data (error code 4100).
- The data specified in s exceeds the value range from 0° to 360° (error code 4100).

² Integer part

³ Decimal places

Special functions BSIN, BSINP


Program Example

BSIN

While SM400 is set, the following program calculates the sine value of the 3-digit BCD value at X20 through X2B. If the value at X20 through X2B exceeds 360 (degrees), it will be corrected to suit the required value range of 0° to 360°.

The sign is output at Y60. The integer part is output at Y50 through Y53 as 1-digit BCD value.

The decimal places are output at Y40 through Y4F as 4-digit BCD value.



¹ Sine calculation

NOTE

7.12.15 BCOS, BCOSP

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
		● ¹	● ¹	•	$lacksquare^2$

¹ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.

Devices MELSEC Q

	Usable Devices										
		Devices n, User)	File		CNET/10 J_N_	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H, (16#)			
s	•	•	•	•	•	•	•	•	1	SM0	3
d	_	•	•	_	_	_	_	_	_	SIVIU	3

GX IEC Developer



GX Developer

Set Data	Meaning	Data Type
s	First number of device storing angle data for the BCOS instruction (cosine).	4-digit
d	First number of device storing the calculation result.	BCD value

² Not available for Q00JCPU, Q00CPU and Q01CPU


Special functions BCOS, BCOSP

Functions

Cosine calculation from BCD data

BCOS Cosine calculation

The BCOS instruction calculates the cosine value from the angle data in s. The sign character of the result is stored in d. The value of the result is stored in d+1 and d+2.



¹ Sign bit

² Integer part

³ Decimal places

The value s must be a BCD value ranging from 0° to 360°.

The sign of the result in d is 0 for a positive value and 1 for a negative value.

The result in d+1 and d+2 may range from -1.000 to 1.000 in BCD format.

The calculation result will be rounded from the 5th digit on.

Operation Errors

- The data specified in s is no BCD data (error code 4100).
- The data specified in s exceeds the value range from 0° to 360° (error code 4100).


Program Example

BCOS

While SM400 is set, the following program calculates the cosine value of the 3-digit BCD value at X20 through X2B. If the value at X20 through X2B exceeds 360 (degrees), it will be corrected to suit the required value range of 0° to 360°.

The sign is output at Y60. The integer part is output at Y50 through Y53 as 1-digit BCD value.

The decimal places are output at Y40 through Y4F as 4-digit BCD value.



¹ Cosine calculation

NOTE

7.12.16 BTAN, BTANP

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
		● ¹	● ¹	•	\bullet^2

¹ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.


Devices MELSEC Q

	Usable Devices										
		Devices n, User)	File		CNET/10 J_N_	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H, (16#)			
s	•	•	•	•	•	•	•	•	1	SM0	3
d	_	•	•	_	_	_	_	_	_	SIVIU	3

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type
s	First number of device storing angle data for the BTAN instruction (tangent).	4-digit
d	First number of device storing the calculation result.	BCD value

² Not available for Q00JCPU, Q00CPU and Q01CPU


BTAN, BTANP Special functions

Functions

Tangent calculation from BCD data

BTAN Tangent calculation

The BTAN instruction calculates the tangent value from the angle data in s. The sign character of the result is stored in d. The value of the result is stored in d+1 and d+2.



- ¹ Sign bit
- ² Integer part
- ³ Decimal places

The value s must be a BCD value ranging from 0° to 360°.

The sign of the result in d is 0 for a positive value and 1 for a negative value.

The result in d+1 and d+2 may range from -57.2900 to 57.2900 in BCD format.

The calculation result will be rounded from the 5th digit on.

Operation Errors

- The data specified in s is no BCD data (error code 4100).
- The data specified in s exceeds the value range from 0° to 360° (error code 4100).
- The value in s is 90° or 270° (error code 4100).

Special functions BTAN, BTANP


Program Example

BTAN

While SM400 is set, the following program calculates the tangent value of the 3-digit BCD value at X20 through X2B. If the value at X20 through X2B exceeds 360 (degrees), it will be corrected to suit the required value range of 0° to 360°.

The sign is output at Y60. The integer part is output at Y50 through Y53 as 1-digit BCD value.

The decimal places are output at Y40 through Y4F as 4-digit BCD value.



¹ Tangent calculation

NOTE

7.12.17 BASIN, BASINP

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
		● ¹	● ¹	•	● ²

Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.


Devices MELSEC Q

	Internal Devices (System, User)		File	MELSECNET/10 Direct J□N□		Special Function	Index Register	Constant	Other	Error Flag	Number of steps	
		Bit	Word	Register	Bit	Word	Module U⊡\G□	Žn	K, H, (16#)			
,	S	_	•	•	_	_	_			1	CMO	3
(i	•	•	•	•	•	•	•	_	_	SM0	3

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type
s	First number of device storing the sine value for the BASIN instruction (arcus sine).	4-digit BCD value
d	First number of device storing the calculation result.	BCD value


 $^{^{\}rm 2}\,{\rm Not}$ available for Q00JCPU, Q00CPU and Q01CPU

Functions

Arcus sine calculation from BCD data

BASIN Arcus sine calculation

The BASIN instruction calculates the angle data from the sine value in s, s+1, and s+2. The result is stored in d.



The sign of the result in s is 0 for a positive value and 1 for a negative value.

The integer part prior to the decimal point and the decimal places must be BCD values ranging from 0 to 10000.

The value or the result in d must be a BCD value ranging from 0° to 90° or from 270° to 360°.

The calculation result will be rounded from the 5th digit on.


Operation Errors

- The data specified in s through s+2 is no BCD data (error code 4100).
- The data specified in s through s+2 exceeds the value range from -1.0000 to 1.0000 (error code 4100).

Program Example

BASIN

While SM400 is set, the following program calculates the arcus sine value from the sign bit at X0 (1 = positive, 0 = negative), the 1-digit BCD integer part at X30 through X33, and the decimal places of the 4-digit BCD value at X20 through X2F. The resulting angle value is output in 4-digit BCD format at Y40 through Y4F.



¹ Arcus sine calculation

NOTE

7.12.18 BACOS, BACOSP

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
		● ¹	● ¹	•	● ²

Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.


Devices MELSEC Q

		Usable Devices										
	Internal Devices (System, User) File				MELSECNET/10 Direct J□\□		Index Register	Constant	Other	Error Flag	Number of steps	
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn K, H, (10+	K, H, (16#)				
s	_	•	•	_	_	_	_	1	_	CMO	3	
d	•	•	•	•	•	•	•	_	_	SM0	3	

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type
s		4-digit BCD value
d	First number of device storing the calculation result.	


 $^{^{\}rm 2}\,{\rm Not}$ available for Q00JCPU, Q00CPU and Q01CPU

Functions

Arcus cosine calculation from BCD data

BACOS Arcus cosine calculation

The BACOS instruction calculates the angle data from the cosine value in s, s+1, and s+2. The result is stored in d.



¹Sign bit

² Integer part

³ Decimal places

The sign of the result in s is 0 for a positive value and 1 for a negative value.

The integer part prior to the decimal point and the decimal places must be BCD values ranging from 0 to 10000.

The value or the result in d must be a BCD value ranging from 0° to 180.

The calculation result will be rounded from the 5th digit on.


Operation Errors

- The data specified in s through s+2 is no BCD data (error code 4100).
- The data specified in s through s+2 exceeds the value range from -1000 to 1000 (error code 4100).

Program Example

BACOS

While SM400 is set, the following program calculates the arcus cosine value from the sign bit at X0 (1 = positive, 0 = negative), the 1-digit BCD integer part at X30 through X33, and the decimal places of the 4-digit BCD value at X20 through X2F. The resulting angle value is output in 4-digit BCD format at Y40 through Y4F.



¹ Arcus cosine calculation

NOTE

7.12.19 BATAN, BATANP

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
		● ¹	● ¹	•	● ²

¹ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.


Devices MELSEC Q

		Usable Devices										
	Internal Devices (System, User)		System, User) File Direct J□N□			Function D	Index Register	Constant	Other	Error Flag	Number of steps	
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)				
S	_	•	•	_		_	_	_	_	SMO	3	
d	•	•	•	•	•	•	•	_	_	SM0	3	

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type
s	First number of device storing the tangent value for the BATAN instruction (arcus tangent).	4-digit BCD value
d	First number of device storing the calculation result.	DCD value


² Not available for Q00JCPU, Q00CPU and Q01CPU

Functions

Arcus tangent calculation from BCD data

BATAN Arcus tangent calculation

The BATAN calculates the angle data from the tangent value in s, s+1, and s+2. The result is stored in d.



The sign bit of the result in s is 0 for a positive value and 1 for a negative value.

The integer part prior to the decimal point and the decimal places must be BCD values ranging from 0 to 99999999.

The value of the result in d must be a BCD value ranging from 0° to 90° or 270° or from 270° and 360° .

The calculation result will be rounded from the 5th digit on.

Operation Errors


In the following cases an operation error occurs and the error flag is set:

• The data specified in s through s+2 is no BCD data (error code 4100).

Program Example

BATAN

While SM400 is set, the following program calculates the arcus tangent value from the sign bit at X0 (1 = positive, 0 = negative), the 1-digit BCD integer part at X20 through X23, and the decimal places of the 4-digit BCD value at X30 through X3F. The resulting angle value is output in 4-digit BCD format at Y40 through Y4F.



¹ Arcus tangent calculation

NOTE

7.13 Data control instructions

The data control instructions include input and output devices. The 16-bit and 32-bit data of the input devices are output to the output devices via parameters controlling the upper and lower limits, the dead band, and the zone.

Function	MELSEC Instruction in MELSEC Editor	MELSEC Instruction in IEC Editor		
	LIMIT	LIMIT_MD		
Upper and lower limit controls for	LIMITP	LIMIT_P_MD		
BIN 16-/32-bit data	DLIMIT	DLIMIT_MD		
	DLIMITP	DLIMIT_P_MD		
	BAND	BAND_MD		
Dead band controls for	BANDP	BAND_P_MD		
BIN 16-/32-bit data	DBAND	DBAND_MD		
	DBANDP	DBAND_P_MD		
	ZONE	ZONE_MD		
Zone control for	ZONEP	ZONE_P_MD		
BIN 16-/32-bit data	DZONE	DZONE_MD		
	DZONEP	DZONE_P_MD		

NOTE Within the IEC editors please use the IEC instructions.

7.13.1 LIMIT, LIMITP, DLIMIT, DLIMITP

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
		● ¹	● ¹	•	•

¹ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.


Devices MELSEC Q

		Devices n, User)	File		CNET/10 J_N_	Special Function Module	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	U_\G_	Žn	K, H (16#)			
s1	•	•	•	•	•	•	•	•	1		
s2	•	•	•	•	•	•	•	•	1	SM0	5
s3	•	•	•	•	•	•	•	•	1	SIVIU	5
d	•	•	•	•	•	•	•	_	_		

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type
s1	Lower limit value (minimum output threshold value).	BIN 16-bit
s2	Upper limit value (maximum output threshold value).	
s3	Input value to be limited.	
d	First number of device storing limited output value.	

Functions

Limitation of output values for BIN 16-bit and BIN 32-bit data


LIMIT Limitation instruction for BIN 16-bit data

The LIMIT instruction controls whether data in the device specified by s3 ranges within the lower limits specified by s1 and the upper limits specified by s2. Depending on the control operation result the values are stored as follows in the device specified by d:

If the data value in s3 is less than the lower limit value in s1, the lower limit value is stored in d.

If the data value in s3 is greater than the upper limit value in s2, the upper limit value is stored in d

If the data value in s3 ranges within the lower and the upper limit value, the data value is stored in d.



¹ Output value

The values specified by s1, s2, and s3 have to range within -32768 and 32767.

If only the upper limit value is to be checked, the lower limit value in s1 has to be set to -32768.

If only the lower limit value is to be checked, the upper limit value in s2 has to be set to 32767.

² Input value

³ Output value (d)

⁴ Input value (s3)

⁵ Upper limit value (s2)

⁶ Lower limit value (s1)


DLIMIT Limitation instruction for BIN 32-bit data

The DLIMIT instruction controls whether data in the devices specified by s3 and (s3)+1 range within the lower limits specified by s1 and (s1)+1 and the upper limits specified by s2 and (s2)+1. Depending on the control operation result the values are stored as follows in the device specified by d:

If the data value in s3 and (s3)+1 is less than the lower limit value in s1and (s1)+1, the lower limit value is stored in d and d+1.

If the data value in s3 and (s3)+1 is greater than the upper limit value in s2 and (s2)+1, the upper limit value is stored in d and d+1.

If the data value in s3 and (s3)+1 ranges within the lower and the upper limit value, the data value is stored in d and d+1.



¹ Output value

The values specified by s1 and (s1)+1, s2 and (s2)+1, and s3 and (s3)+1 have to range within -2147483648 and 2147483647.

If only the upper limit value is to be checked, the lower limit value in s1 and (s1)+1 has to be set to -2147483648.

If only the lower limit value is to be checked, the upper limit value in s2 and (s2)+1 has to be set to 2147483647.

Operation Errors

In the following cases an operation error occurs and the error flag is set:

• The value in s1 ((s1)+1) is greater than that in s2 ((s2)+1) (error code 4100).

² Input value

³ Output value (d+1, d)

⁴ Input value ((s3)+1, s3)

⁵ Upper limit value ((s2)+1, s2)

⁶ Lower limit value ((s1)+1, s1)


LIMITP

With leading edge from X0, the following program controls whether BCD data at X20 through X2F ranges between the lower limit of 500 and the upper limit of 5000. The result of the control operation is stored in D1.

If the value in D0 is greater than 5000, the value 5000 is stored in D1.

If the value in D0 is less than 500, the value 500 is stored in D1.

If the value ranges within 500 and 5000, the data value is stored in D1.



Program Example 2


DLIMIT

With leading edge from X0, the following program controls whether BCD data at X20 through X3F ranges within the lower limit of 10000 and the upper limit of 1000000. The result of the control operation is stored in D10 and D11.

If the value in D0 and D1 is greater than 1000000, the value 1000000 is stored in D10 and D11.

If the value in D0 and D1 is less than 10000, the value 10000 is stored in D10 and D11.

If the value ranges within 10000 and 1000000, the data value is stored in D10 and D11.



7.13.2 BAND, BANDP, DBAND, DBANDP

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
		● ¹	● ¹	•	•

Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.


Devices MELSEC Q

	Usable Devices										
		Devices 1, User)	File		CNET/10 J_N_	Special Function Module	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	U□\G□	Žn	K, H (16#)			
s1	•	•	•	•	•	•	•	•	-		
s2	•	•	•	•	•	•	•	•		SM0	5
s3	•	•	•	•	•	•	•	•		SIVIU	5
d	•	•	•	•	•	•	•	_	_		

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type	
s1	Lower limit value of dead band (output value = 0).		
s2	Upper limit value of dead band (output value = 0).	DINI 40 hit	
s3	Input value to be controlled via dead band control.	BIN 16-bit	
d	First number of device storing subtraction result of input value minus limit value.	l	

Functions

BIN 16-bit and 32-bit dead band control


BAND Dead band control of BIN 16-bit data

The BAND instruction subtracts a lower (negative) and an upper (positive) limit value from a BIN 16-bit value in a device specified by s3. The lower limit value is specified by s1; the upper limit value is specified by s2. The result is stored depending on the input value in the device specified by d as follows:

If the data value in s3 is less than the lower limit value in s1, the result of the subtraction s3-s1 is stored in the device specified by d.

If the data value in s3 is greater than the upper limit value in s2, the result of the subtraction s3-s2 is stored in the device specified by d.

If the data value in s3 ranges within the limit values, the value 0 is stored in the device specified by d.



¹ Output value

The values in s1, s2, and s3 have to range within -32768 and 32767.

If the subtraction result leaves the relevant device range of -32768 and 32767 the output value is controlled as follows:

If the value -32768 is fallen below, the remaining subtraction is proceeded beginning from 32767. For example, if s3 stores the value -32768 and the value 10 in s1 is subtracted, the result is

$$-32768 - 10 = 8000 \text{H} - \text{AH} = 7 \text{FF} 6 \text{H} = 32758.$$

If the value 32760 is exceeded, the remaining subtraction is proceeded beginning from -32768.

² Input value

³ Output value (d)

⁴ Input value (s3)

⁵ Lower (negative) limit value (s1)

⁶ Output value = 0

⁷ Upper (positive) limit value (s2)


DBAND Dead band control of BIN 32-bit data

The DBAND instruction subtracts a lower (negative) and an upper (positive) limit value from a BIN 32-bit value in a device specified by s3 and (s3)+1. The lower limit value is specified by s1 and (s1)+1; the upper limit value is specified by s2 and (s2)+1. The result is stored depending on the input value in the device specified by d and d+1 as follows:

If the data value in s3 and (s3)+1 is less than the lower limit value in s1 and (s1)+1, the result of the subtraction s3, (s3)+1-s1, (s1)+1 is stored in the device specified by d and d+1.

If the data value in s3 and (s3)+1 is greater than the upper limit value in s2 and (s2)+1, the result of the subtraction s3, (s3)+1 - s2, (s2)+1 is stored in the device specified by d and d+1.

If the data value in s3 and (s3)+1 ranges within the limit values, the value 0 is stored in the device specified by d and d+1.



¹ Output value

The values in s1 and (s1)+1, s2 and (s2)+1, and s3 and (s3)+1 have to range within -2147483648 and 2147483647.

If the subtraction result leaves the relevant device range of -2147483648 and 2147483647 the output value is controlled as follows:

If the value -2147483648 is fallen below, the remaining subtraction is proceeded beginning from 2147483647. For example, if s3 and (s3)+1 store the value -2147483648 and the value 1000 in s1 is subtracted, the result is

-2147483648 - 1000 = 800000000 + 3E8 + 7FFFC18 + 2147482648.

If the value 2147483647 is exceeded, the remaining subtraction is proceeded beginning from -2147483648.

Operation Errors

In the following cases an operation error occurs and the error flag is set:

■ The value in s1 ((s1)+1) is greater than that in s2 ((s2)+1) (error code 4100).

² Input value

³ Output value (d+1, d)

⁴ Input value ((s3)+1, s3)

⁵ Lower (negative) limit value ((s1)+1, s1)

⁶ Output value = 0

⁷ Upper (positive) limit value ((s2)+1, s2)


BANDP

With leading edge from X0, the following program subtracts the lower (negative) limit value -1000 and the upper (positive) limit value 1000 from the BCD data at X20 through X2F. The result is stored in D1.

If the value in D0 is greater than 1000, the value D0 - 1000 is stored in D1.

If the value in D0 is less than -1000, the value D0 - (-1000) is stored in D1.

If the value in D0 ranges within -1000 and 1000, the value 0 is stored in D1.



Program Example 2


DBANDP

With leading edge from X0, the following program subtracts the lower (negative) limit value -10000 and the upper (positive) limit value 10000 from the BCD data at X20 through X3F. The result is stored in D10 and D11.

If the value in D0 and D1 is greater than 10000, the value D0, D1 - 1000 is stored in D10 and D11

If the value in D0 and D1 is less than -10000, the value D0, D1 - (-10000) is stored in D10 and D11.

If the value in D0 and D1 ranges within -10000 and 1000, the value 0 is stored in D10 and D11.



7.13.3 ZONE, ZONEP, DZONE, DZONEP

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
		● ¹	● ¹	•	•

¹ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.


Devices MELSEC Q

	Usable Devices										
		Devices 1, User)	File		CNET/10 J=N=	Special Function	Index Register	Constant	Other		Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)			
s1	•	•	•	•	•	•	•	•	_		
s2	•	•	•	•	•	•	•	•	1		5
s3	•	•	•	•	•	•	•	•	_		J
d	•	•	•	•	•	•	•	1	1		

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type	
s1	Negative zone control value to be added to the input value.	DIN 16 Bit	
s2	Positive zone control value to be added to the input value.		
s3	Input value to be controlled via zone control.	BIN 16-Bit	
d	First number of device storing total of input value and zone control value.		

Functions

BIN 16-bit and 32-bit zone control


ZONE Zone control of BIN 16-bit data

The ZONE instruction adds a negative and a positive control value to a BIN 16-bit value in a device specified by s3. The negative control value is stored in s1; the positive control value is stored in s2. The result is stored depending on the input value in the device specified by d as follows:

If the data value in s3 is less than 0, the result of the addition s3 + s1 is stored in the device specified by d.

If the data value in s3 is greater than 0, the result of the addition s3 + s2 is stored in the device specified by d.

If the data value in s3 is equal to 0, the value 0 is stored in the device specified by d.



¹ Output value

The values in s1, s2, and s3 have to range within -32768 and 32767.

If the addition result leaves the relevant device range of -32768 and 32767, the output value is controlled as follows:

If the value -32768 is fallen below, the remaining addition is proceeded beginning from 32767. For example, if s3 stores the value -32768 and the value -100 in s1 is added, the result is

$$-32768 + (-100) = 8000 + FF9C + = 7F9C + = 32668.$$

If the value 32767 is exceeded, the remaining addition is proceeded beginning from -32768.

² Input value

³ Output value (d)

⁴ Input value (s3)

⁵ Upper (positive) zone control value (s2)

⁶ Input value = 0

⁷ Lower (negative) zone control value (s1)


DZONE Zone control of BIN 32-bit data

The DZONE instruction adds a negative and a positive control value to a BIN 32-bit value in a device specified by s3 and (s3)+1. The negative control value is stored in s1 and (s1)+1; the positive control value is stored in s2 and (s2)+1. The result is stored depending on the input value in the device specified by d and d+1 as follows:

If the data value in s3 and (s3)+1 is less than 0, the result of the addition s3, (s3)+1 + s1, (s1)+1 is stored in the device specified by d and d+1.

If the data value in s3 and (s3)+1 is greater than 0, the result of the addition s3, (s3)+1 + s2, (s2)+1 is stored in the device specified by d+1.

If the data value in s3 and (s3)+1 is equal to 0, the value 0 is stored in the device specified by d and d+1.



¹ Output value

The values in s1 and (s1)+1, s2 and (s2)+1, and s3 and (s3)+1 have to range within -2147483648 and 2147483647.

If the addition result leaves the relevant device range of -2147483648 and 2147483647 the output value is controlled as follows:

If the value -2147483648 is fallen below, the remaining addition is proceeded beginning from 2147483647. For example, if s3 and (s3)+1 store the value -2147483648 and the value -1000 in s1 is added, the result is

-2147483648 + (-1000) = 800000000 + FFFFC18 + FFFFC18 + 2147482648.

If the value 2147483647 is exceeded, the remaining addition is proceeded beginning from -2147483648.

² Input value

³ Output value (d+1, d)

⁴ Input value ((s3)+1, s3)

⁵ Upper (positive) zone control value ((s2)+1, s2)

⁶ Input value = 0

⁷ Lower (negative) zone control value ((s1)+1, s1)


ZONEP

With leading edge from X0, the following program adds the negative zone control value -100 and the positive zone control value 100 to BCD data at X20 through X2F. The result is stored in D1.

If the value in D0 is greater than 0, the value D0 + 100 is stored in D1.

If the value in D0 is less than 0, the value D0 + (-100) is stored in D1.

If the value D0 is equal to 0, the value 0 is stored in D1.




Program Example 2

DZONEP

With leading edge from X0, the following program adds the negative zone control value -10000 and the positive zone control value 10000 to BCD data at X20 through X3F. The result is stored in D10 and D11.

If the value in D0 and D1 is greater than 0, the value D0, D1 + 10000 is stored in D10 and D11. If the value in D0 and D1 is less than 0, the value D0, D1 + (-10000) is stored in D10 and D11. If the value D0 and D1 is equal to 0, the value 0 is stored in D10 and D11.



7.14 File register switching instructions

The switching instructions enable switching between file register blocks and between file names in file registers. The table below gives an overview of the instructions.

Function	MELSEC Instruction in MELSEC Editor	MELSEC Instruction in IEC Editor		
	RSET	RSET_MD		
Setting file register blocks	NOE I	RSET_K_MD		
Setting the register blocks	RSETP	RSET_P_MD		
	NSEIF	RSET_K_P_MD		
Cotting file register files	QDRSET	QDRSET_M		
Setting file register files	QDRSETP	QDRSET_P_MD		
Cotting comment files	QCDSET	QCDSET_M		
Setting comment files	QCDSET	QCDSET_P_MD		

7.14.1 RSET, RSETP

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
		● ¹	● ¹	•	•

¹ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.

Devices MELSEC Q

	Usable Devices										
		Devices n, User)	File		CNET/10 J_N_	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)			
s	•	•	•	•	•	•	•	•	_	SM0	2

GX IEC Developer



GX Developer




Set Data	Meaning	Data Type
s	Number of file register block or first number of device storing this number.	BIN 16-bit

Functions

Setting file register blocks

RSET Switch instruction for file register blocks

The RSET instruction switches from a file register block being in use by a program to a file register block with the number specified by s. After switching over, the sequence program exclusively accesses file registers (R0 - R32767) in the specified block.



¹ Processing with file register access

Operation Errors

In the following cases an operation error occurs and the error flag is set:

- The block number specified by s does not exist (error code 4100).
- There are no file registers in the block specified by s (error code 4101).

² File used by program

³ Number of file register block (s)


⁴ Block 0

⁵ Block 1

⁶ Block n

RSETP

With leading edge from SM400, the following program compares the file register R0 in register block 0 to the file register R0 in register block 1. The file register blocks 0 and 1 are addressed via the RSET instruction. Both file registers R0 are read via the MOV instruction. If the value in R0 (block 0) is equal to the value in R0 (block 1), the output Y40 is set. If the value in R0 (block 0) is less than the value in R0 (block 1), the output Y41 is set. If the value in R0 (block 0) is greater than the value in R0 (block 1), the output Y42 is set.



¹ Block 0

² Block 1

³ Y41 is set because D0 is less than D1

7.14.2 QDRSET, QDRSETP

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	● ¹


¹ Not available for Q00JCPU, Q00CPU and Q01CPU

Devices MELSEC Q


	Usable Devices										
	Internal Devices (System, User)		File Direct J□\□			Special Function Module	Index Register	r Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	U□\G□	Žn	Φ			
s	_	•	•	_	_	_	_	•	_	SM0	2 + n ¹⁾

 $^{^{1}}$ n = (number of program name characters)/2 = Number of additional steps (Decimal fractions are rounded up)

GX IEC Developer



GX Developer




Set Data	•	Data Type
s	Drive number and file name of file register file to be switched to or first number of device storing such data.	Character string

Functions Setting file register files

QDRSET Switch instruction for file register files

The QDRSET instruction switches from a file register file being in use by a program to a file register file specified by s. After switching over, the sequence program exclusively accesses file registers (R0 - R32767) in block 0 of the specified file register file. The file register blocks are selected via the RSET instruction.



¹ Processing with file register access

In total, 4 drives can be assigned (1-4). The drive number 0 cannot be assigned; this range is reserved for internal memory.

The extension .QDR is not needed to be entered for file specification.

A file name setting can be cleared by specifying the NULL character (00H) for the file name.

File register files selected by the QDRSET instruction are given priority even if a drive number and file name were specified by the parameters.

Operation Errors

In the following cases an operation error occurs and the error flag is set:

• The file register file does not exist on the drive specified by s (error code 2410).

² Setting the drive and file(s)

³ Drive 1, file A

⁴ Drive 1, file B

⁵ Drive 1, file C


⁶ Drive 2, file A

⁷ Drive 3, file A

⁸ Drive 4, file A

QDRSET/QDRSETP

With leading edge from X0, the following program switches to the file register file ABC.QDR on drive 1. While X1 is set, the file register file DEF.QDR on drive 3 is accessed.



7.14.3 QCDSET, QCDSETP

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	● ¹


¹ Not available for Q00JCPU, Q00CPU and Q01CPU

Devices MELSEC Q

	Usable Devices										
	Internal Devices (System, User)		tem, User) File Direct J 🗀			Special Function Module	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	U□NG□	Žn	Ą			
s	_	•	•			_		•	_	SM0	2 + n ¹⁾

 $^{^{1}}$ n = (number of program name characters)/2 = Number of additional steps (Decimal fractions are rounded up)

GX IEC Developer



GX Developer




Set Data	Meaning	Data Type
s	Drive number and file name of comment file to be switched to or first number of device storing such data.	Character string

Functions Setting

Setting comment files

QCDSET Switch instruction for comment files

The QCDSET instruction switches from a comment file being in use by a program to a comment file specified by s. After switching over, the sequence program exclusively accesses comment data of the specified comment file.



¹ Processing with comment data access

In total, 4 drives can be assigned (1-4). The drive number 0 cannot be assigned; this range is reserved for internal memory.

The extension .QCD is not needed to be entered for file specification.

A file name setting can be cleared by specifying the NULL character (00H) for the file name.

Comment files selected by the QCDSET instruction are given priority even if a drive number and file name were specified by the parameters.

Operation Errors

In the following cases an operation error occurs and the error flag is set:

• The comment file does not exist on the drive specified by s (error code 2410).

² Setting the drive and comment file(s)

³ Drive 1, file A

⁴ Drive 1, file B

⁵ Drive 1, file C


⁶ Drive 2, file A

⁷ Drive 3, file A

⁸ Drive 4. file A

QCDSET/QCDSETP

With leading edge from X0, the following program switches to the comment file ABC.QCD on drive 1. While X1 is set, the comment file DEF.QCD on drive 3 is accessed.



7.15 Clock instructions

The clock instructions read and write, add and subtract, and change the data format of clock data. The table below gives an overview of these instructions:

Function	MELSEC Instruction in MELSEC Editor	MELSEC Instruction in IEC Editor
Dooding clock data	DATERD	DATERD_MD
Reading clock data	DATERDP	DATERD_P_MD
Muiting clock data	DATEWR	DATEWR_MD
Writing clock data	DATEWRP	DATEWR_P_MD
Adding clock data	DATE+	DATEPLUS_M
Adding clock data	DATE+P	DATEPLUSP_M
Cubtraction aloge data	DATE-	DATEMINUS_M
Subtracting clock data	DATE-P	DATEMINUSP_M
Changing clock data format from	SECOND	SECOND_M
hh:mm:ss to seconds	SECONDP	SECONDP_M
Changing clock data format from	HOUR	HOUR_M
seconds to hh:mm:ss	HOURP	HOURP_M

7.15.1 DATERD, DATERDP

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
		● ¹	● ¹	•	•

¹ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.

Devices MELSEC Q

	Usable Devices										
	Internal Devices (System, User)		File	MELSE(Direct	CNET/10 J_N_	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn				
d	_	•	•	_	_	_	_	_	_	_	2

GX IEC Developer



GX Developer



Set Data	Magning	Data Type		
	Meaning	MELSEC	IEC	
d	First number of device storing clock data being read.	BIN 16-bit	Array [06] of ANY16	

Functions Reading clock data

DATERD Read instruction

The DATERD instruction reads year, month, day, hour, minute, second, and weekday from the internal QnA CPU clock and stores the clock data in binary format in the devices specified by d+0 (Array_d[0]) through d+6 (Array_d[6]). The assignment of registers to clock data is illustrated below:

d+0, $array_d[0] = year(1)$

d+1, array_d[1] = month (January = 1, December = 12) (2)

d+2, array_d[2] = day (3)


d+3, array_d[3] = hour (24 hour format) (4)

d+4, array_d[4] = minute (5)

d+5, array_d[5] = second(6)

d+6, array_d[6] = day of the week(7)

The QnA clock is indicated 8.



The following table contains the value range of clock data in d+0 through d+6:

Clock data	Year	Month	Day	Hour	Minute	Second	Day of the week
Input range	1)	1 - 12	1 - 31	0 - 23	0 - 59	0 - 59	0 - 6
Devices	d+0 (array_d[0])	d+1 (array_d[1])	d+2 (array_d[2])	d+3 (array_d[3])	d+4 (array_d[4])	d+5 (array_d[5])	d+6 (array_d[6])

¹ 0 to 99 for QnA CPU, 1980 to 2079 for a System Q CPU

The "year" is stored in a QnA CPU as a two-digit number. Only the ones and tens is stored (eg. 1998 = 98).

When a System Q CPU is used, the "year" is stored as four-digit indication.

The day of the week stored in d+6 (Array_d[6]) is indicated from 0 to 6. The table below shows the assignment of weekdays:

Weekday	Sunday	Monday	Tuesday	Wednesday	Thursday	Friday	Saturday
Storage value	0	1	2	3	4	5	6

Leap years are calculated automatically by the CPU clock.

DATERD (QnA CPU)

While SM400 is set, the following program reads clock data from the internal CPU clock and outputs it in BCD format at the outputs Y47 through Y67 as follows:

Y60 - Y67 = month


Y58 - Y5F = day

Y50 - Y57 = hour

Y48 - Y4F = minute

Y40 - Y47 = second

Clock data	Year	Month	Day	Hour	Minute	Second	Day of the week
Devices	D0	D1	D2	D3	D4	D5	D6
	(var_D0[0])	(var_D0[1])	(var_D0[2])	(var_D0[3])	(var_D0[4])	(var_D0[5])	(var_D0[6])



¹ Clock data

NOTE

This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

² Month

³ Day, hour

⁴ Minute, second


DATERD (System Q CPU)

While SM400 is set, the following program reads clock data from the internal CPU clock and outputs it in BCD format at the outputs Y47 through Y67 as follows:

Y70 - Y7F = year Y68 - Y6F = month Y60 - Y67 = day Y58 - Y5F = hour Y50 - Y57 = minute Y48 - Y4F = seconds

Y44 - Y47 = day of the week

Clock data	Year	Month	Day	Hour	Minute	Second	Day of the week
Devices	D0	D1	D2	D3	D4	D5	D6



¹ Clock data

² Year

³ Month, day

⁴ Hour, minute

⁵ Second, day of the week

7.15.2 DATEWR, DATEWRP

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
		● ¹	● ¹	•	•

¹ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.


Devices MELSEC Q

					Ţ	Jsable Dev	ices					
			Devices n, User)	File	MELSE(Direct	CNET/10 J_N_	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
		Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)	DY		
Ę	s	_	•	•	_	_	_	_	_	_	SM0	2

GX IEC Developer



GX Developer



Set Data	Magning	Data Type	
Set Data	Meaning	MELSEC	IEC
s	First number of device storing the data to be written to the internal CPU clock.	BIN 16-bit	Array [06] of ANY16

Functions Writing clock data

DATEWR Write instruction

The DATEWR instruction writes clock data of year, month, day, hour, minute, second, and weekday stored in the devices specified by d+0 (Array_d[0]) through d+6 (Array_d[6]) to the internal CPU clock. The clock data are stored in binary format. The assignment of registers to clock data is illustrated below:

```
s+0, array_s[0] = year (1)
```

$$s+2$$
, $array_s[2] = day (3)$


$$s+3$$
, array_s[3] = hour (24 hour format, 0 to 23 hours) (4)

$$s+4$$
, $array_s[4] = minute (5)$

$$s+5$$
, $array_s[5] = second(6)$

$$s+6$$
, $array_s[6] = weekday (7)$

The QnA clock is indicated 8.



The following table contains the value range of clock data in d+0 through d+6:

Clock data	Year	Month	Day	Hour	Minute	Second	Day of the week
Input range	1)	1 - 12	1 - 31	0 - 23	0 - 59	0 - 59	0 - 6
Devices	s+0 (array_s[0])	s+1 (array_s[1])	s+2 (array_s[2])	s+3 (array_s[3])	s+4 (array_s[4])	s+5 (array_s[5])	s+6 (array_s[6])

¹ 0 to 99 for QnA CPU, 1980 to 2079 for a System Q CPU

The "year" is stored in a QnA CPU as a two-digit number. Only the ones and tens is stored (eg. 1998 = 98). In a System Q CPU the "year" is stored as four-digit indication.

The weekday stored in s+6 (Array_s[6]) is indicated from 0 to 6. The table below shows the assignment of weekdays:

Weekday	Sunday	Monday	Tuesday	Wednesday	Thursday	Friday	Saturday
Storage value	0	1	2	3	4	5	6

Operation Errors

In the following cases an opration error occurs and the error flag is set:

■ The clock data specified in s+0 (Array_s[0]) through s+6 (Array_s[6]) exceed the relevant value range (error code 4100).

DATEWRP (QnA CPU)

With leading edge from X40, the following program writes the clock data in binary format at the inputs X0 through X2F to the internal CPU clock. The inputs are assigned to the clock data as follows:

X28 - X2F = year

X20 - X27 = month


X18 - X1F = day

X10 - X17 = hour

X8 - XF = minute

X0 - X7 = second

Clock data	Year	Month	Day	Hour	Minute	Second	Day of the week
Devices	D0	D1	D2	D3	D4	D5	D6
	(var_D0[0])	(var_D0[1])	(var_D0[2])	(var_D0[3])	(var_D0[4])	(var_D0[5])	(var_D0[6])



¹ Year, month

NOTE

This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

² Day, hour

³ Minute, second


⁴ Clock data

DATEWRP (System Q CPU)

With leading edge from X40, the following program writes the clock data in binary format at the inputs X0 through X2F to the internal CPU clock. The inputs are assigned to the clock data as follows:

X30 - X3F = year X18 - X1F = hour X28 - X2F = month X10 - X17 = minute X20 - X27 = Day X8 - XF = seconds

Clock data	Year	Month	Day	Hour	Minute	Second	Day of the week
Devices	D0	D1	D2	D3	D4	D5	D6



¹ Year

² Month, day

³ Hour, minute

⁴ Seconds, Day of the week

⁵ Clock data

7.15.3 DATE+, DATE+P


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	•


Devices MELSEC Q

					UsableDevi	ces					
		Devices n, User)	File	MELSE(Direct	CNET/10 J_N_	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn				
s1	_	•	•	_	_	_	_	_	_		
s2	_	•	•	_	_	_	_	_	_	SM0	4
d	_	•	•	_	_	_	_	_	_		

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type		
Set Data	wearing	MELSEC	IEC	
s1	Clock data to be added to.			
s2	Clock data to be added.	BIN 16-bit	Array [02] of ANY16	
d	First number of device storing the clock data of the operation result.			

Functions Adding clock data

DATE+ Addition instruction

The DATE+ instruction adds the clock data stored in the devices specified from s2 on to the clock data stored in the devices specified from s1 on. The clock data of the operation result is stored in the devices specified from d.

The following table contains the value range of clock data in (s1)+0 through (s1)+2, (s2)+0 through (s2)+2, and d+0 through d+2:

Clock Data	Year	Month	Day	Hour	Minute	Second	Day of the week
Input range	_		_	0 - 23	0 - 59	0 - 59	_
Devices	_	_	_	s1+0 (array_s1[0])	s1+1 (array_s1[1])	s1+2 (array_s1[2])	
Devices	_	_	_	s2+0 (array_s2[0])	s2+1 (array_s2[1])	s2+2 (array_s2[2])	_
Devices	_	_	_	d+0 (array_d[0])	d+1 (array_d[1])	d+2 (array_d[2])	_

	d 1 d+1 2 d+2 3	1 2 3	s2 + (s2)+1 (s2)+2	1 2 3	s1 [(s1)+1 [(s1)+2 [
--	-----------------------	-------	--------------------------	-------	------------------------------

¹ Hour

In the following diagram the clock data

6 hours, 32 minutes, 40 seconds ((s1)+0 through (s1)+2) is added the clock data 7 hours, 48 minutes, 10 seconds ((s2)+0 through (s2)+2). The result

14 hours, 20 minutes, 50 seconds is stored in d+0 through d+2.

² Minute

³ Second


¹ Hour

² Minute

³ Second

If the addition result of clock data exceeds 24 hours, 24 hours are subtracted automatically to achieve a correct time value.

The following diagram illustrates the addition of 14 hours, 20 minutes, and 30 seconds to 20 hours, 20 minutes, and 20 seconds. The result would be 34 hours, 40 minutes, and 50 seconds. Since this result is not a correct time format, after the subtraction of 24 hours, the correct result is 10 hours, 40 minutes, and 50 seconds (10:40:50 the next day).



¹ Hour

NOTE Refer to section "Writing clock data" for further information on that topic.

Operation Errors

In the following cases an operation error occurs and the error flag is set:

• The clock data in (s1)+0 through (s1)+2 and (s2)+0 through (s2)+2 exceed the input range.


² Minute

³ Second

DATE+P

With leading edge from X20, the following program reads the clock data from the internal CPU clock via the DATERDP instruction and stores it in the registers D0 through D6 (see diagrams below). The DATE+P instruction adds one hour (D10, D11, D12) to the read data. The result is stored in D100 through D102 (see diagrams below).


Clock Data Year		Month	Day	Hour	Minute	Second	Day of the week
Devices	D0 (var_D0[0])	D1 (var_D0[1])	D2 (var_D0[2])	D3 (var_D0[3])	D4 (var_D0[4])	D5 (var_D0[5])	D6 (var_D0[6])
Devices	_	_	_	D20 (var_D20[0])	D21 (var_D20[1])	D22 (var_D20[2])	_
Devices	_	_	_	D10 (var_D10[0])	D11 (var_D10[1])	D12 (var_D10[2])	_
Devices	_			D100 (var_D100[0])	D101 (var_D100[1])	D102 (var_D100[2])	



NOTE

This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

The diagram below illustrates reading clock data via the DATERDP instruction.



¹ QnA CPU clock

The diagram below illustrates the addition via the DATE+P instruction.

² Year

³ May (January = 1, December = 12)

⁴ Day

⁵ Hour (24-hour format)

⁶ Minute

⁷ Second

⁸ Day of the week

⁹ Clock data

¹ Hour

² Minute

³ Second

7.15.4 DATE-, DATE-P


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q	
				•	•	

Devices MELSEC Q

	Usable Devices										
		Devices n, User)	File			Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Zn	K, H (16#)	DY		
s1	_	•	•	_	_	_	_	_	_		
s2	_	•	•	_	_	_	_	_	_	SM0	4
d	_	•	•	_	_	_	_	_	_		

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type
s1	First number of device storing clock data to be subtracted from.	
s2	First number of device storing clock data to be subtracted.	BIN 16-bit
d	First number of device storing the clock data of the subtraction result.	

Functions Subtracting clock data

DATE- Subtraction instruction

The DATE instruction subtracts clock data stored in the device specified from s2 on from the clock data in the device specified from s1 on. The clock data of the operation result is stored in the device specified from d on.

The following table shows the input ranges of clock data stored in (s1)+0 through (s1)+2, (s2)+0 through (s2)+2 and d+0 through d+2.

Clock Data	Year	Month	Day	Hour	Minute	Second	Day of the week
Input range	_	_	_	0 - 23	0 - 59	0 - 59	_

Clock Data	Year	Month	Day	Hour	Minute	Second	Day of the week
Devices	_	_	_	s1+0 (array_s1[0])	s1+1 (array_s1[1])	s1+2 (array_s1[2])	
Devices	_	_	_	s2+0 (array_s2[0])	s2+1 (array_s2[1])	s2+2 (array_s2[2])	_
Devices	_	_	_	d+0 (array_d[0])	d+1 (array_d[1])	d+2 (array_d[2])	_

The following diagram illustrates the subtraction of 3 hours, 50 minutes, and 10 seconds ((s2)+0 - (s2)+2) from 10 hours, 40 minutes, and 20 ((s1)+0 - (s1)+2). The result, 6 hours, 50 minutes, and 10 seconds is stored in d+0 through d+2.

¹ Hour

² Minute

³ Second


¹ Hour

² Minute

³ Second

If the subtraction result of clock data becomes negative, 24 hours are added automatically to achieve a correct time value.

The following diagram illustrates the subtraction of 10 hours, 42 minutes, and 12 seconds from 4 hours, 50 minutes, and 32 seconds. The result would be -6 hours, 8 minutes, and 20 seconds. Since this result is not a correct time format, after the addition of 24 hours, the correct result is 18 hours, 8 minutes, and 20 seconds (18:08:20 the day before).



¹ Hour

NOTE Refer to section "Writing clock data" for further information on that topic.

Operation Errors

In the following cases an operation error occurs and the error flag is set:

• The clock data in (s1)+0 through (s1)+2 and (s2)+0 through (s2)+2 exceed the input range.

² Minute


³ Second

Program Example

DATE-P

With leading edge from X1C, the following program reads the clock data from the internal CPU clock via the DATERDP instruction and stores it in the registers D100 through D106 (see diagrams below). The DATE-P instruction subtracts 10 hours (D10), 40 minutes (D11) and 10 seconds (D12) from the read data. The negative subtraction result, -8 hours, 41 minutes and 10 seconds is added 24 hours. The correct result, 16 hours, 41 minutes and 10 seconds (16:41:10 the day before) is stored in R10 through R12 (see diagrams below).


Clock Data	Year	Month	Day	Hour	Minute	Second	Day of the week
Devices	D100 (var_D100[0])	D101 (var_D100[1])	D102 (var_D100[2])	D103 (var_D100[3])	D104 (var_D100[4])	D105 (var_D100[5])	D106 (var_D100[6])
Devices	_	_	_	D1000 (var_D1000[0])	D1001 (var_D1000[1])	D1002 (var_D1000[2])	_
Devices	_	_	_	D10 (var_D10[0])	D11 (var_D10[1])	D12 (var_D10[2])	_
Devices	_	_	_	R10 (var_R10[0])	R11 (var_R10[1])	R12 (var_R10[2])	_



NOTE

This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

The diagram below illustrates reading clock data via the DATERDP instruction.



¹ QnA CPU clock

The diagram below illustrates the subtraction via the DATE-P instruction.

² Year

³ May (January = 1, December = 12)

⁴ Day

⁵ Hour (24-hour format)

⁶ Minute

⁷ Second

⁸ Day of the week

⁹ Clock data

¹ Hour

² Minute

³ Second

7.15.5 SECOND, SECONDP, HOUR, HOURP


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	•

Devices MELSEC Q

				ι	Jsable Devi	ices					
		Devices n, User)	File	MELSE(Direct	CNET/10 J__	Special Function Module	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	U_\G_	Žn	K, H (16#)			
					S	SECOND					
s		•	•				_	_	_	SM0	3
d	•	•	•	•	•	•	•	_	_	SIVIU	J
						HOUR					
s	•	•	•	•	•	•	•	•		SM0	3
d		•	•	_	_	_	_	_	_	SIVIU	J

GX IEC Developer



GX Developer



Set Data	Manuing	Data Type	
Set Data	Meaning	MELSEC	IEC
	SECOND		
s	Hours, minutes, seconds	BIN 16-/32-bit	Array [02] of ANY16
d	Seconds	16-/32-011	ANY32
	HOUR	·	
s	Seconds	BIN	ANY32
d	Hours, minutes, seconds	16-/32-bit	Array [02] of ANY16

Functions Changing the clock data format


SECOND Changing time format from hh:mm:ss to seconds

The SECOND instruction changes the clock data in the devices s+0 through s+2 from the time format hh:mm:ss to the format seconds only. The result is stored in the devices specified by d and d+1.


The following table shows the input ranges of clock data stored in s+0 through s+2:

Clock Data	Year	Month	Day	Hour	Minute	Second	Day of the week
Input range	_	_	_	0 - 23	0 - 59	0 - 59	_

Clock Data	Year	Month	Day	Hour	Minute	Second	Day of the week
Devices	_	_	_	s+0 (array_s[0])	s+1 (array_s[1])	s+2 (array_s[2])	_
Devices	ı	_	_	_	_	d+0 (array_d[0]) through d+1 (array_d[1])	-



The following diagram shows the conversion of 4 hours, 29 minutes, and 31 seconds into 16171 seconds.




HOUR Changing time format from seconds to hh:mm:ss

The HOUR instruction changes the clock data in the devices s+0 through s+1 from the time format seconds only to the format hh:mm:ss.


The following table shows the input ranges of clock data to be stored in d+0 through d+2:

Clock Data	Year	Month	Day	Hour	Minute	Second	Day of the week
Input range	_	_	_	0 - 23	0 - 59	0 - 59	_

Clock Data	Year	Month	Day	Hour	Minute	Second	Day of the week
Devices	_	_	_	d+0 (array_d[0])	d+1 (array_d[1])	d+2 (array_d[2])	_
Devices	I	_	_	_	I	s+0 (array_s[0]) throguh s+1 (array_s[1]	1



The following diagram shows the conversion of 45325 seconds into 12 hours, 35 minutes, and 25 seconds.



Operation Errors

In the following cases an operation error occurs and the error flag is set:


● The clock data in s+0 (array_s[0]) through s+2 (array_s[2]) for the SECOND instruction or in s+0 and s+1 for the HOUR instruction exceed the input range (error code 4100).

Program Example 1


SECONDP

With leading edge from X20, the following program reads clock data from the internal CPU clock via the DATERDP instruction and stores it in the registers D10 through D16 (see diagrams below). The hours D20, minutes D21, and seconds D22 of clock data are converted into seconds only via the SECONDP instruction. The result is stored in D100 and D101 (see diagrams below).

Clock Data	Year	Month	Day	Hour	Minute	Second	Day of the week
Devices	D10 (var_D10[0])	D11 (var_D10[1])	D12 (var_D10[2])	D13 (var_D10[3])	D14 (var_D10[4])	D15 (var_D10[5])	D16 (var_D10[6])
Devices	_	_	_	D20 (var_D20[0])	D21 (var_D20[1])	D22 (var_D20[2])	_
Devices	_	_	_	_	_	D100 (var_D10[0]) bis D101 (var_D10[1])	_



The diagram below illustrates reading clock data via the DATERDP instruction.



¹ QnA CPU clock

- ⁶ Minute
- ⁷ Second
- ⁸ Day of the week
- 9 Clock data

The diagram below illustrates the conversion into seconds via the SECONDP instruction.

² Year

³ May (January = 1, December = 12)

⁴ Day

⁵ Hour (24-hour format)

¹ Hour

² Minute

³ Second


⁴ Converted seconds

Program Example 2

HOURP

With leading edge from X20, the following program converts the seconds stored in D0 and D1 into hours, minutes, and seconds. The result is stored in the devices in brackets.

Clock Data	Year	Month	Day	Hour	Minute	Second	Day of the week
Devices	_	_	_	D0 (var_D0[1])	D1 (var_D0[2])	D2 (var_D0[3])	_
Devices	ı	_	ı	_	ı	D100 (var_D100[0]) bis D101 (var_D100[1])	_



¹ Value to be converted into seconds

NOTE

These program examples will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

² Hour

³ Minute

⁴ Second

7.16 Peripheral device instructions

The peripheral device instructions support the output of messages to peripheral devices and the input of data through keyboards at peripheral devices.

Function	MELSEC Instruction in MELSEC Editor	MELSEC Instruction in IEC Editor
Output of messages to peripheral devices	MSG	MSG_M
Key input of data from peripheral devices	PKEY	PKEY_M

7.16.1 MSG


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	•


Devices MELSEC Q

		Usable Devices									
			File	MELSE(Direct		Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	ð			
s	_	•	•	_	_	_	_	•	_	_	2

GX IEC Developer



GX Developer




Set Data	Meaning	Data Type
s	Character string data to be displayed at the peripheral device or first number of device storing such data.	Character string

Functions Output of messages to peripheral devices

MSG Output instruction

The MSG instruction outputs a character string stored in a device specified from s to a peripheral device specified in terminal mode. The end of the character string is indicated by the character code "00H".



¹ 2., 4.,..., (n+1)-th character

Up to 64 characters can be displayed at the peripheral device.

The character string data in s is stored in the special registers SD738 through SD773 (storage area for messages).

During execution of the MSG instruction the special relay SM738 (execution signal for the MSG instruction) is set. If the special relay SM738 is set, no other MSG instruction will be executed.

After completion of the MSG instruction, ie. after display of all characters, the special register SM738 is reset and the contents (character string) of the special registers SD738 through SD773 are cleared (overwritten by the character code "00H").

² The character code "00H" indicates the end of the character string


^{3 1., 3., ...,} nth character

⁴ Display of the character strings (messages) at a peripheral device

Program Example

MSG

If X0 is set, the following program outputs and displays the character string "TOSOU LINE READY" as message to the display of a peripheral device.



7.16.2 PKEY


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	•

Devices MELSEC Q

	Usable Devices										
			File			Special Index Register	Constant		Error Flag	Number of steps	
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)	U		
d	_	•	•	_	_	_	_	•	_	SM0	2

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type
d	First number of device storing the input character string.	BIN 16-bit

Functions

Key input of data at peripheral devices

PKEY Input instruction

The PKEY instruction clears the data words in the devices specified in d+0 through d+17 and sets the special relay SM736 (execution signal for the PKEY instruction). In addition, the special relay SM737 (key input reception flag) is set. After completion of the PKEY instruction, the key input data (characters) are read from the peripheral device specified in terminal mode and written in ASCII format to the devices specified in d+0 through d+17.


Resetting the execution condition for the PKEY instruction also resets the special relays SM736 and SM737.

The special relay SM737 is set, if a character entered via the keyboard is received by the peripheral device, and reset, if the CPU stores the key input. While the special relay SM737 is set, key input data cannot be received by the peripheral device.

The key input at the peripheral device is completed, when it receives the character string "CR".

In total, 32 characters can be entered. After the input of 32 characters, the reception of key input data is terminated by the peripheral device, without having received the character string "CR".

The storage of key input data (characters) in the devices specified in d+1 through d+17 is illustrated below:



¹ Counter

The PKEY instruction cannot be executed from more than one location at the same time. If key input is intended from more than one location, an interlock has to be established via the special relay SM736 (execution signal of the PKEY instruction) to prevent simultaneous input.

Operation Errors

In the following cases an operation error occurs and the error flag is set:

● The entered key input data exceeds the relevant storage device range of the devices specified in d+0 through d+17 (error code 4101).

² 2nd to 32nd character

³ 1st to 31st character

⁴ Number of characters entered (binary data value)


⁵ Maximum 16 characters

⁶ The character code "00H" indicates the end of the entered character string (number of entered characters: odd = upper byte, even = lower byte

Program Example

PKEY

If X0 is set, the following program stores the character string "TOSOU LINE READY" entered into the peripheral device via keyboard in the registers D1 through D10.



¹ Key input data

² Storage of entered data

7.17 Program control instructions

The program control instructions toggle different program operation modes. The table below gives an overview of the instructions:

Function	MELSEC Instruction in MELSEC Editor	MELSEC Instruction in IEC Editor
Switching programs into	PSTOP	PSTOP_M
stand-by mode	PSTOPP	PSTOPP_M
Switching programs into	POFF	POFF_M
stand-by mode and reset of outputs	POFFP	POFFP_M
Switching programs into	PSCAN	PSCAN_M
scan execution mode	PSCANP	PSCANP_M
Switching programs into	PLOW	PLOW_M
low-speed execution mode	PLOWP	PLOWP_M

NOTE Please check, whether these functions are available and supported by your version of the GX IEC Developer.

7.17.1 PSTOP, PSTOPP

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	● ¹


¹ Not available for Q00JCPU, Q00CPU and Q01CPU

Devices MELSEC Q

	Usable Devices										
		Devices n, User)	File Register	MELSE(Direct	CNET/10 J__	Special Function Module	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	negister	Bit	Word	U□NG□	Žn	ð			
s	_	•	•	_	_	_	_	•	_	SM0	2 + n ¹⁾

 $^{^{1}}$ n = (number of program name characters)/2 = Number of additional steps (Decimal fractions are rounded up)

GX IEC Developer



GX Developer



Set Data		Data Type
ø	File name of program file to be set into stand-by mode or first number of device storing such data.	Character string

Functions Se

Setting a program into the stand-by mode

PSTOP Switch instruction for the stand-by mode

The PSTOP instruction sets the program specified by the device in s into the stand-by mode. In this mode the program is only executed if requested.

Only program files stored in the internal memory (drive 0) can be set into the stand-by mode.

The stand-by mode is only entered after END processing.

The PSTOP instruction is even given priority if the execution mode is specified via parameters.

The file extension .QPG is not needed to be entered for file specification since the type of file is recognized automatically.

Operation Errors


In the following cases an operation error occurs and the error flag is set:

• The specified program file does not exist (error code 2410).

Program Example

PSTOPP

With leading edge from X0, the following program sets a program named "ABC" into the standby mode.



7.17.2 POFF, POFFP

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	● ¹


¹ Not available for Q00JCPU, Q00CPU and Q01CPU

Devices MELSEC Q

				ι	Jsable Dev	ices					
		nternal Devices System, User) File Direct				Special Function Module	Index Register	Constant	Other	Error Flag	Number of steps
	Bit Word Register		Bit	Word	U_\G_	Žn	ð				
s	s — •		•		_	_	_	•	_	SM0	2 + n ¹⁾

 $^{^{1}}$ n = (number of program name characters)/2 = Number of additional steps (Decimal fractions are rounded up)

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type
s	First number of device storing file name of program file to be set into stand-by mode including reset of outputs.	Character string

Functions

Setting a program into the stand-by mode including reset of the outputs

POFF Switch instruction for the stand-by mode with reset outputs

The POFF instruction sets the program specified by the device in s into the stand-by mode and resets the outputs addressed by the program. First in this mode all outputs, addressed by the program are reset to the same status as if the execution conditions for the instructions addressing them were not set. Then the program enters the stand-by mode.

Only program files stored in the internal memory (drive 0) can be set into the stand-by mode.

The stand-by mode is only entered after END processing.

The POFF instruction is even given priority if the execution mode is specified via parameters.

The file extension .QPG is not needed to be entered for file specification since the type of file is recognized automatically.

NOTE

On execution of the POFF instruction the coils addressed by an OUT instruction are reset (see functions).

Operation Errors


In the following cases an operation error occurs and the error flag is set:

The specified program file does not exist (error code 2410).

Program Example

POFFP

With leading edge from X0, the following program sets a program named "ABC" into the standby mode. First in this mode all outputs, addressed by the program "ABC" are reset to the same status as if the execution conditions for the instructions addressing them were not set. Then the program "ABC" enters the stand-by mode.



7.17.3 PSCAN, PSCANP

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	● ¹


¹ Not available for Q00JCPU, Q00CPU and Q01CPU

Devices MELSEC Q

				ι	Jsable Dev	ices					
		Devices n, User)	File		MELSECNET/10 Direct J□\□		Index Register	Constant	Other	Error Flag	Number of steps
	Bit Word Register Bit Word		Word	Module The Sister U□\G□ Zn		4	DY				
s	_	•	•	_	_	_	_	•	_	SM0	2 + n ¹⁾

 $^{^{1}}$ n = (number of program name characters)/2 = Number of additional steps (Decimal fractions are rounded up)

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type
	File name of program file to be set into scan execution mode or first number of device storing such data.	Character string

Functions

Setting a program into the scan execution mode

PSCAN Switch instruction for the scan execution mode

The PSCAN instruction sets the program specified by the device in s into the scan execution mode. In this mode the program is only executed once during one program scan.

Only program files stored in the internal memory (drive 0) can be set into the scan execution mode.

The scan execution mode is only entered after END processing.

The PSCAN instruction is even given priority if the execution mode is specified via parameters.

The file extension .QPG is not needed to be entered for file specification since the type of file is recognized automatically.

Operation Errors


In the following cases an operation error occurs and the error flag is set:

• The specified program file does not exist (error code 2410).

Program Example

PSCANP

With leading edge from X0, the following program sets a program named "ABC" into the scan execution mode.



7.17.4 PLOW, PLOWP

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	● ¹


¹ Not available for Q00JCPU, Q00CPU and Q01CPU

Devices MELSEC Q

		Devices n, User)	File	MELSE(Direct	CNET/10 J__	Special Function Module	Index Register	Constant	Other	Error Flag	Number of steps
	Bit Word Register		Bit	Word	U□NG□	Žn	ð				
s	_	•	•	_	_	_	_	•	_	SM0	2 + n ¹⁾

 $^{^{1}}$ n = (number of program name characters)/2 = Number of additional steps (Decimal fractions are rounded up)

GX IEC Developer



GX Developer



Set Data	· · · · · · · · · · · · · · · · · · ·	Data Type
8	File name of program file to be set into low-speed execution mode or first number of device storing such data.	Character string

Functions

Setting a program into the low-speed execution mode

PLOW Switch instruction for the low-speed execution mode

The PLOW instruction sets the program specified by the device in s into the low-speed execution mode. In this mode the program is only executed at low processing speed.

Only program files stored in the internal memory (drive 0) can be set into the scan execution mode.

The low-speed execution mode is only entered after END processing.

The PLOW instruction is even given priority if the execution mode is specified via parameters.

The file extension .QPG is not needed to be entered for file specification since the type of file is recognized automatically.

Operation Errors


In the following cases an operation error occurs and the error flag is set:

- The specified program file does not exist (error code 2410).
- The program file contains a CHK instruction (error code 4235).

Program Example

PLOWP

With leading edge from X0, the following program sets a program named "ABC" into the low-speed execution mode.



7.18 Other convenient instructions

This section contains miscellaneous instructions for setting and resetting WDT (watchdog timer) and carry flags, for settings of the number of program scans to be executed, for reading, writing, and entering of data from and to several memories. The table below gives an overview of the instructions:

Function	MELSEC Instruction in MELSEC Editor	MELSEC Instruction in IEC Editor			
Reset watchdog timer	WDT	WDT_M			
Set and reset	STC	STC_M			
carry flag	CLC	CLC_M			
Preset number of execution scans	DUTY	DUTY_M			
Division would of any hute	ZRRDB	ZRRDB_M			
Direct read of one byte	ZRRDBP	ZRRDBP_M			
Direct write of one bute	ZRWRB	ZRWRB_M			
Direct write of one byte	ZRWRBP	ZRWRBP_M			
Chara dariba farriadire et dariamentia	ADRSET	ADRSET_M			
Store device for indirect designation	ADRSETP	ADRSETP_M			
Numerical key input from keyboard	KEY	KEY_MD			
Batch save of	ZPUSH	ZPUSH_M			
index register contents	ZPUSHP	ZPUSHP_M			
Batch recovery of	ZPOP	ZPOP_M			
index register contents	ZPOPP	ZPOPP_M			
Batch write of data to	EROMWR	EROMWR_M			
EEPROM register	EROMWRP	EROMWRP_M			

NOTE The instructions ADRSET and ADRSETP are not supported by the GX IEC Developer.

7.18.1 WDT, WDTP

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•	•	•

Devices MELSEC A


	Usable Devices													ation	steps		Carry	Error							
		Bit I	Devi	ices				V	Vord	De	vice	s (10	6-bit	i)		Cons	stant	Poi	nter	Level		of	qex	Flag	Flag
X Y M L S B F						Т	С	D	w	R	AO	A1	Z	V	K	H (16#)	Р	ı	N	Digit des	Number	드	M9012	M9010 M9011	
																						1 ₁			

¹ Refer to chapter "Programming an AnA, AnAS, and AnU CPU" in the Programming Manual for the according number of steps.

Devices MELSEC Q

Ī				ı	Jsable Dev	ices					
		Devices n, User)	File	MELSE(Direct	CNET/10 J=N=	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
l	Bit Word		Register	Bit	Word	Module U□\G□	Žn				
Į.	_	_	_	_	_	_	_	_	_	_	1

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type
_		

Other convenient instructions WDT, WDTP

Functions


Resetting the watchdog timer

WDT Reset

The WDT instruction resets the watchdog timer (WDT) during execution of a sequence program.

The WDT instruction is only needed, if the program scan time of a sequence program from program step 0 up to the END/FEND instruction exceeds the default time setting of the WDT under certain conditions. If the default time setting of the WDT is exceeded any program scan the parameter setting of the WDT has to be adjusted accordingly.

The setting value of the WDT has to be adjusted so that neither the time period t1 (step 0 to WDT instruction) nor t2 (WDT and END/FEND instructions) exceed the WDT setting value.



¹Step 0

The WDT instruction can be set any number of times within one program scan. Nevertheless, for programming remind that the outputs are not reset (0) at once.

The values of the program scan time stored in the registers are not cleared via the WDT instruction. Therefore, the stored values may be greater than the WDT values set through parameters.

NOTE

The following A series CPUs only supply read-only (fixed) values for watchdog timers: A3H, A3M, AnA, AnAS, and AnU

7.18.2 STC, CLC


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•		

Devices MELSEC A

Usable Devices												ıtion	of steps		Carry	Error									
		Bit	Dev	ices				١	Vord	l De	vice	s (1	6-bit	i)		Con	stant	Poi	nter	Level	signati	of st	Jex	Flag	Flag
х	Υ	M	L	s	В	F	Т	С	D	w	R	AO	A1	Z	٧	K	H (16#)	Р	ı	N	Digit des	Number	lud	M9012	M9010 M9011
																						1			
																						'			

GX IEC Developer



GX Developer

Set Data	Meaning	Data Type
_	_	

Other convenient instructions STC, CLC

Functions Setting and resetting the carry flag

STC Set carry flag


The carry flag stores the carry (0 or 1) of rotation and shift operations. The carry is represented in the program as a contact by the special relay M9012. M9012 is set, if the carry flag is 1, and not set, if the carry flag is 0.

On execution of the STC instruction the carry flag (M9012) is forced ON.

CLC Reset carry flag

The carry flag is reset after the execution of the CLC instruction. At the same time the special relay M9012 is reset.

The STC/CLC instruction is executed once at leading edge from the input condition.



¹Execution condition of the STC instruction

²Execution condition of the CLC instruction


³Carry flag (M9012)

⁴One execution

Program Example

STC, CLC

With leading edge from M0, the following program adds the BCD data at X0 through XF to the BCD data in D0. The result is stored in D1. If the result of the addition is greater than 9999, M1 is set and the STC instruction is executed (M9012 is set). If the result is less than or equal to 9999, the carry flag is not set.



7.18.3 **DUTY**

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•	•	•

Devices MELSEC A

		Usable Devices															ıtion	of steps		Carry	Error					
	Bit Devices						Word Devices (16-bit)					Constant Pointer Level			signation	of st	Jex	Flag	Flag							
	X	Y	M	L	s	В	F	Т	С	D	w	R	AO	A1	Z	V	K	H (16#)	P	ı	N	Digit de:	Number	pul	M9012	M9010 M9011
n1																	•	•								
n2																	•	•					⁷	● ²		•
d			•																							


¹ Refer to chapter "Programming an AnA, AnAS, and AnU CPU" in the Programming Manual for the according number of steps.

Devices MELSEC Q


		Devices 1, User)	File		MELSECNET/10 Direct J□\□		Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)			
n1	•	•	•	•	•	•	•	•	•		
n2	•	•	•	•	•	•	•	•	•	SM0	4
d	● ¹	_	_	_	_	_	_	_	_		

¹ SM420 through SM424 and SM430 through SM434

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type
n1	Number of scans the special relays are set.	BIN 16-bit
n2	Number of scans the special relays are reset.	BIN 16-DIL
d	Address of special relay (A series = M9020 - M9024, Q series and System Q = SM420 - SM424 and SM430 - SM434).	Bit


² Index qualification supported by A3H, A3M, AnA, AnAS and AnU CPU only.

Functions

Presetting the number of execution scans of a device

DUTY Preset execution scans

The DUTY instruction turns the devices specified by d (A series = M9020 through M9024, Q series and System Q = SM420 through SM424 and SM430 through SM434) ON for the number of program scans specified by n1 and OFF for the number of program scans specified by n2. The according special relay serves as input condition for following operations.



¹ Number of program scans with execution

Programs being executed once per program scan apply the relays SM420 through SM424 (Q series and System Q).

Low-speed execution programs apply the relays SM430 through SM434 (Q series and System Q).

At the beginning of the execution (initializing) the relays (A series = M9020 through M9024, Q series/System Q = SM420 through SM424 and SM430 through SM434) are reset.

If the value in n1 = 0, the relays remain reset.

If the value in n2 = 0 and the value in n1 is greater than 0, the relays will be and remain set.

The values in n1, n2, and d are set when the DUTY instruction is invoked. The scan pulse (relay) is set ON or OFF when the END instruction is reached.

Operation Errors

In the following cases an operation error occurs and the error flag is set:


- The device specified by d is no relevant relay of the A or Q series (error code 4101).
- The values in n1 and n2 are less than 0 (error code 4100).

² Number of program scans without execution

Program Example

DUTY (Q series and System Q)

With leading edge from X0, the following program sets the special relay for one program scan and resets it for 3 program scans. This operations are repeated as long as the program is executed (see NOTE below).



¹ One program scan with execution

NOTE

After the execution condition is reset (X0 = OFF) the output of scan pulse of the DUTY instruction and the cyclic setting / resetting of the specified relay are proceeded. In order to stop the continued output of scan pulses the following program part has to be inserted.

```
0 — DUTY M
EN ENO
1 — n2<sup>4</sup> d — SM420
```

² Three program scans without execution

7.18.4 ZRRDB, ZRRDBP


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	•


Devices MELSEC Q

		Devices n, User)	File			Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)			
n	•	•	•	•	•	•	•	•	_	SM0	3
d	•	•	•	•	•		•	_	_	SIVIU	3

GX IEC Developer



GX Developer




Set Data	Meaning	Data Type
n	Serial byte number for file register to be read.	BIN 32-bit
d	Number of device storing the read byte.	BIN 16-bit

Functions Direct read of one byte from a file register


ZRRDB Read one byte

The ZRRDB instruction reads one byte specified by n via the serial byte number from a file register. The byte number does not specify a block address. The byte is stored in the lower byte of the device specified by d. The upper byte in the device specified by d stores the value "00H".



¹ Serial byte number

The assignment of file register numbers to the according serial byte numbers is shown below:



¹ Storage area for even byte numbers (here: address 0 through address 5006)

² File register area for block 0


³ File register area for block 1

⁴ File register area for block 2

⁵ Read byte


² Storage area for odd byte numbers (here: address 1 through address 5007)

If the byte number 23560 is specified, the lower byte of the file register ZR11780 is read.



¹ Address

If the byte number 43257 is specified, the lower byte of the file register ZR21628 is read.



¹ Address

Operation Errors

In the following cases an operation error occurs and the error flag is set:

• The number of device (serial byte address) exceeds the relevant storage device range (error code 4101).


² Storage

² Storage

Program Example

ZRRDBP

With leading edge from X0, the following program reads the lower byte of file registers R16000 (byte number 32000) and the upper byte of the file register R16003 (byte number 32007). The bytes are stored in D100 and D101.



¹ Serial byte number 32000 (lower byte in file register R16000)

² Serial byte number 32007 (upper byte in file register R16003)

7.18.5 ZRWRB, ZRWRBP


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q	
				•	•	

Devices MELSEC Q

		Internal Devices (System, User)		MELSECNET/10 File Direct J		Special Function	Index Register	Constant	Other	Error Flag	Number of steps	
		Bit	Word	Register	Bit	Word	Module U□\G□	Žn K, m	K, H (16#)			
r	1	•	•	•	•	•	•	•	•	_	SM0	3
5	s	•	•	•	•	•	•	•	•	_	SIVIU	3

GX IEC Developer



GX Developer



Variables


Set Data	Meaning	Data Type
n	Serial byte number in file register to be written to.	BIN 32-bit
s	Device storing data to be written.	BIN 16-bit

Functions

Direct write of one byte to a file register


ZRWRB Write one byte

The ZRRDB instruction writes the contents of the lower byte in the device specified by s to the file register specified by n via serial byte number. The byte number in s does not specify a block address. The upper byte of the device in s is ignored.



¹ Serial byte number

The assignment of file register numbers to the according serial byte numbers is shown below:



¹ Storage area for even byte numbers (here: address 0 through address 5006)

² Address

³ File register area for block 0

⁴ File register area for block 1

⁵ File register area for block 2


⁶ Write data

⁷ This byte is ignored

⁸ Byte to be written


² Storage area for odd byte numbers (here: address 1 through address 5007)

If the byte number 22340 is specified, the lower byte of the device specified by s is written to the lower byte of the file register ZR11170.



¹ Address

If the byte number 43257 is specified, the lower byte of the device specified by s is written to the upper byte of the file register ZR21628.



¹ Address

Operation Errors

In the following cases an operation error occurs and the error flag is set:

• The number of device (serial byte number) specified by n exceeds the relevant storage device range (error code 4101).

² Write byte

³ This byte is ignored


² Write byte

³ This byte is ignored

Program Example

ZRWRBP

With leading edge from X0, the following program writes the contents of the lower bytes of the registers D100 and D101 to the lower byte of the file register R16000 (byte number 32000) and to the upper byte of the file register R16003 (byte number 32007).



¹ Serial byte number 32000 (lower byte of file register R16000)

² Serial byte number 32007 (upper byte of file register R16003)

³ These bytes are ignored

7.18.6 ADRESET, ADRSETP

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	•

Devices MELSEC Q

				ι	Jsable Dev	ices					
	Internal Devices (System, User)		File		MELSECNET/10 Direct J□\□		Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U⊡\G□	Žn K, II	K, H (16#)			
s	•	•	•		_	_	_	1	1	SM0	3
d	•	•	•	_	_	_	_	_	_	SIVIU	J

NOTE

The instructions ADRSET and ADRSETP are not supported by the GX IEC Developer.

GX Developer

```
| | ADRSET s d }
```

Variables

Set Data	Meaning	Data Type
S	Number of device for indirect address read	Device name
d	Number of device that will store the indirect address of the device designated by s	BIN 32-bit

Functions

Indirect address read operations

ADRSET Stores the indirect adress

Stores the indirect address of the device designated by s at d and d + 1. The address stored at the device designated by d is used when reading of an indirect device address is performed by the sequence program. A bit device designation cannot be made at s.

Operation Errors

In the following cases an operation error occurs and the error flag is set:

• A device for which designation is not allowed has been designated (error code 4101).

7.18.7 KEY

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
		● ¹	● ¹	•	\bullet^2


¹ Using an AnA and AnU CPU this dedicated instruction in the IEC editor can be programmed as function, and in the MELSEC editor can be programmed in combination with the LEDA, LEDC, and LEDR instructions.

Devices MELSEC Q

				ı	Jsable Dev	ices					
		Devices n, User)	File		CNET/10 J_N_	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)			
s	● ¹	_	_	_	_	_	_	_	_		
n	•	•	•	•	•	•	•	•	_	SM0	5
d1	_	•	•	_	_	_	_	_	_	SIVIU	3
d2	•	•	•	•	•	•	_	_	_		

¹ X only

GX IEC Developer



GX Developer



Variables

Set Data	Mooning	Data Type			
Set Data	Meaning	MELSEC	IEC		
s	First number of devices (X), receiving numerical key input.	Bit	Array [19] of BOOL		
n	Number of digits to be input.	BIN 16-bit	ANY16		
d1	First number of device storing numerical key input.	BIN 16-bit	Array [13] of ANY16		
d2	Number of bit device to be set after completion of key input.	Bit	BOOL		


7 – 482

² Not available for Q00JCPU, Q00CPU and Q01CPU

Functions Numerical key input


KEY Input instruction

The KEY instruction supports the key input of the ASCII characters 0 (30H) through 9 (39H) and A (41H) through F (46H) at the inputs specified by s+0 (array_s[0]) through s+7 (array_s[7]). The values entered at the inputs are encoded in hexadecimal format and stored in the devices specified by (d1)+0 (array_d1[0]) through (d1)+2 (array_d1[2]). The number of characters to be input is specified by n.



¹ Number of values to be entered

In the following diagram n is specified 5 and the values 1 (31H) through 5 (35H) are entered at the inputs X10 through X18 of the input module.



¹ Input module

² Input module

³ Number of entered values

⁴ 8th entered character

⁵ 5th entered character


⁶ 4th entered character

⁷ 1st entered character

⁸ Strobe signal


² Strobe signal

The ASCII characters entered at the inputs (X) specified in s+0 (array_s[0]) through s+7 (array_s[7]) are encoded in 8-bit binary format as illustrated below:



¹ Input module


After the input of an ASCII character at s+0 (array_s[0]) through s+7 (array_s[7]) the strobe signal (s+8, array_s[8]) is set, to link the input data internally. The time period the strobe signal remains set or reset must exceed one program scan time to ensure accurate linking of input data.



- ¹ Execution condition for the KEY instruction
- ² Set for more than one program scan
- ³ Reset for more than one program scan
- ⁴ Strobe signal (s+8, array_s[8])
- ⁵ ASCII input data (s+0 through s+7, array_s[0] through array_s[7])
- ⁶ Reading "1"
- 7 Reading "2"
- 8 Reading "3"
- 9 Reading "4"

The KEY instruction can only be executed with the execution condition set. The execution condition must remain set until the input of the number of characters specified by n is completed.

The number of entered values is stored in (d1)+0 (array_d[0]). The entered ASCII characters are actually stored in the devices specified in (d1)+1 (array_d[1]) and (d1)+2 (array_d[2]) and (d1)+2 (array_d[2]) as hexadecimal binary values; i.e. there are 4 bits per character supplied. The hexadecimal binary values of the characters 0H through FH range from "0000" through "1111".




¹ Execution condition for the KEY instruction

The number of characters to be entered specified by n must range within 1 and 8.

If the specified number of characters or the character code "00H" are entered, the linking of the input data is completed and the device specified by d2 is set. The following diagrams illustrate these operations. For n 5 is specified.

In the following diagram the input is completed after 5 characters. In the next but one diagram the input is completed after the character code "00H".



¹ Execution condition for the KEY instruction


² Strobe signal (s+8, array_s[8])

³ ASCII input data (s+0 through s+7, array_s[0] through array_s[7])

² Strobe signal (s+8, array_s[8])

³ ASCII input data (s+0 through s+7, array_s[0] through array_s[7])

⁴ Input of characters completed (the device specified by d2 is set)



¹ Execution condition for the KEY instruction

Prior to a new input of characters the contents of the devices specified in (d1)+0 (array_d1[0]) through (d1)+2 (array_d[2]) have to be cleared and the device specified by d2 has to be reset; otherwise a new input of characters is not possible.

Operation Errors

In the following cases an operation error occurs and the error flag is set:

- The device specified by s is not an input (X) (error code 4100).
- The number of characters specified by n does not range within 1 and 8.


² Strobe signal (s+8, array_s[8])

³ ASCII input data (s+0 through s+7, array_s[0] through array_s[7])

⁴ Input of characters completed (the device specified by d2 is set)

Program Example

The following program enables key input of up to 5 numerical values via the inputs X20 (var_X20[0]) through X27 (var_X20[7]). The values are stored in the registers D1 (var_D0[1]) and D2 (var_D0[2]) binary coded in hexadecimal format. The number of values already entered is stored in D0 (var_D0[0]). Prior to the execution of the KEY instruction the registers D0 (var_D0[0]) through D2 (var_D0[2]) are cleared and the number of input values (5) is stored. After execution of the KEY instruction the relay M10 (input completed) is reset. The strobe signal is supplied at the inputs X28 (var_X20[8]).



¹ Numerical key pad

² Input module

³ Strobe signal

7.18.8 ZPUSH, ZPUSHP, ZPOP, ZPOPP


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q	
				•	•	


Devices MELSEC Q

	Usable Devices										
			File	MELSECNET/10 Direct J□N□		Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)			
d	_	•	•	_	_	_	_	_	_	SM0	3

GX IEC Developer



GX Developer



Variables

Set Data	Meaning	Data Type
d	First number of device storing index register contents.	BIN 16-bit

Functions

Batch save and batch recovery of index register contents


ZPUSH Batch save of index register contents

The ZPUSH instruction saves the contents of the index registers Z0 through Z15 in the devices specified from d on.

These data can be recovered via the ZPOP instruction. The instruction can be applied to different nestings that are included in ZPUSH / ZPOP loop.

On execution of the instructions in different nestings each execution of the ZPUSH instruction requires an area of 18 registers with 16 bits in the devices specified from d on. Therefore, for the execution of the ZPUSH instruction the according amount of storage area has to be available.

The following diagram illustrates the organization of the storage area from d on:



¹Number of saved register contents

ZPOP Batch recovery of index register contents

The ZPOP instruction recovers index register contents saved via the ZPUSH instruction. The contents of the storage area specified from d on are read and re-written to the according index registers.

Operation Errors

In the following cases an operation error occurs and the error flag is set:

- The storage area specified from d on exceeds the relevant storage device range (error code 4101).
- The content of the device specified in d+0 is 0 (number of saved registers) (error code 4100).

²Two data words (internal system use)


³First nesting level (18 data words max.)

⁴Second nesting level

Program Example

ZPUSH/ZPOP

If X20 is set, the following program saves the contents of the index registers in the storage area from register D0 on. Then the sub-routine at the jump destination label_0 is called that uses the index registers.



7.18.9 EROMWR, EROMWRP


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	


Devices MELSEC Q

	Usable Devices										
		Devices n, User)	File		CNET/10 J_N_	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)	U		
s	_	•	_	_		_	_		_		
d1	1	_	•		_	_	_	1	_	SM0	6
n	•	•	•	•	•	•	•	•	_	SIVIO	U
d2	•	_	_	_	_	_	_	_	_		

GX IEC Developer



GX Developer



Variables

Set Data	Meaning	Data Type
s	First number of device storing data to be written.	
d1	First number of EEPROM file register to be written to.	BIN 16-bit
n	Number of data words to be written.	
d2	Device to be set after operation is completed.	Bit

Functions Batch write of data to an EEPROM file register

EROMWR Write instruction

The EROMWR instruction writes the number specified by n of data words stored in the device specified by s to an EEPROM file register specified by d1.

After completion of the write operation the device specified by d2 is set and after one program scan reset again automatically.

The EROMWR instruction is executed until END processing. Before END processing 64 data words can be written each program scan. The number of program scans results from the rounded up quotient of the number of data words specified by n divided by 64. The processing time can be calculated on the basis of a scan time of approx. 10 ms.

The data specified by s must not be refreshed during the write operation, otherwise data can be lost.

Operation Errors

In the following cases an operation error occurs and the error flag is set:

- The storage area for the number of data words specified by n exceeds the relevant storage device range specified by s and d1 (error code 4101).
- The file register specified by d1 does not exist or is not an EEPROM file register (error code 4101).

8 Data Link Instructions

8.1 Fundamentals

A QnA(S) CPU can be used within the network systems MELSECNET(II)/B/10. A CPU of the System Q supports the network systems MELSECNET/10 and MELSECNET/H.

NOTE

The terms MELSECNET/10 and MELSECNET/H used here refer to the network systems MELSECNET/10 and MELSECNET/H.

The term MELSECNET used here refers to the network systems MELSECNET(I), MELSECNET(II), and MELSECNET/B.

Via the data link instructions the CPU is able to exchange data with other stations connected to the MELSECNET and MELSECNET/10.

8.2 Categories of instructions

The data link instructions are subdivided into the following four categories:

1. Data refresh instructions

These instructions refresh data in the designated network modules.

2. Dedicated data link instructions

These data link instructions are applied in combination with a QnA CPU or System Q CPU. For the data communication multiple channels of the network module are used.

3. A series compatible link instructions

These instructions are identical to the dedicated ACPU instructions.

4. Read/Write routing information

These instructions read and write routing parameters from and to relay and routing stations.

For the MELSECNET and MELSECNET/10 systems only specific data link instructions can be applied. Which instructions can be applied within MELSECNET/10 furthermore depends on whether the object station is a System Q CPU, an A CPU, an QnA CPU, or a remote I/O station.

The following table gives an overview of the data link instructions:

Category	Meaning
Network refresh instructions	Instructions for data refresh operations in network modules.
Dedicated data link instructions	Read and write CPU data from and to object stations in object networks. Send data to network modules in object stations in object networks. Read CPU data sent via SEND instruction. Data requests to different stations (write/read operations with clock data, RUN/STOP operations). Read and write data from and to special function modules in remote I/O stations.
A series compatible data link instructions	Read and write CPU data from and to object stations in different networks. Read and write CPU data from and to local stations (at master stations only). Read and write data from and to special function modules in remote I/O stations.
Read/Write routing information	Read and write routing parameters (network number and station number of relay station, station number of routing station).


8.3 Data read/write ranges

8.3.1 MELSECNET/10

With MELSECNET/10 a host station performs read/write operations with stations within one network or via respective addressing (routing parameters) with stations in other networks.

Read/write operations with stations within one network


The network number of the object station and that of the network module the host station is connected to must be the same. This function reads and writes data from and to any station within one network.



¹Station executing the instruction

Read/write operations with stations within different networks

The network number of the object station and that of the network module the host station is connected to must be different. One station in the network of the host station serves as relay station forwarding the read/write operations to the object station in another network.



¹ Station executing the instruction

²Read operation

³Object station


² Relay stations (routing parameters must be set)

³ Read operation

⁴ Object station

8.3.2 MELSECNET

With MELSECNET(I/II/B) a master station performs read/write operations with local stations and remote I/O stations.



- ¹Master station
- ²Read/write operation
- ³Local station
- ⁴Remote I/O station
- ⁵Read/write operation with special function modules

8.4 Dedicated data link instructions

In the following, several considerations for the use of the dedicated data link instructions for Q series CPUs and System Q CPUs are described.

8.4.1 Simultaneous execution


Network modules for the MELSECNET/10 system provide 8 areas for communication used by data link instructions. These network modules do not support the simultaneous execution of multiple data link instructions within one communication area. If within one communication area of the CPU more than one data link instruction is to be excuted, a successive execution of the individual instructions must be ensured via the completion devices set after each completed read/write instruction.

8.4.2 Transmission completion

Applying the dedicated data link instructions for the Q series and System Q it can be specified whether the completed transmission of data is confirmed or not.

Confirmation of transmission completion

The following figure shows the mode in which the completed execution or data transmission is confirmed when the data was written to the designated channel of the designated object station (for read operations only this mode can be selected).




- ¹Execution source
- ²Relay station
- ³Object station
- ⁴Execution/transfer completed

No confirmation of transmission completion

The following figures show the mode in which the completed execution or data transmission is not confirmed.

Within one network:

The execution or data transfer is completed when the host station has sent all data.




¹Execution source

²Object station

³Execution/transfer completed

Among different networks:

The execution or data transmission is completed when the sent data has arrived at a relay station in the network of the host.



¹Execution source

²Relay station

³Object station

⁴Execution/transfer completed

NOTE

In order to improve the data integrity, it is recommended to select the mode with the confirmed transmission completion.

If the mode without confirmation of the transmission completion is specified, the transmission is completed after the data has been sent, regardless of occuring errors during transmission. Furthermore, the object station returns a "reception buffer full" error in case several stations execute data link instructions at the same time, even if the data was transmitted correctly. Nevertheless, the transmitting station completes the operation in this case.

8.5 Data refresh instructions

The following instructions refresh data in network modules. The following table gives an overview of the instructions:

	MELSEC	MELSEC Instruction	Designated			
Function	Function Instruction in MELSEC Editor		QnA CPU System Q	ACPU	Remote I/O Station	MELSECNET
		ZCOM_J_M				
Data refresh	ZCOM	ZCOM_JP_M				
instructions	ZCOW	ZCOM_U_M	1_U_M — — — — —	_	_	
		ZCOM_UP_M				

ZCOM

8.5.1 ZCOM


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	•

Devices MELSEC Q

		Usable Devices									
		Devices n, User)	File	MELSE(Direct	CNET/10 J=N=	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)			
F		_	_	_	_	_	_	_	_	SM0	6

GX IEC Developer



GX Developer (QnA-CPU)

```
[J.ZCOM Jn ]
[G.ZCOM Un ]
```

GX Developer (System Q CPU)

```
[SZCOM Jn ]
```

Variables


Set Data	Meaning	Data Type
Jn	Network number for host station.	BIN 16-bit
Un	Head I/O number of host station network.	DIIN 10-DIL

Functions

Network data refresh

ZCOM Data refresh in network modules


On execution of the ZCOM instruction the CPU suspends processing the sequence program and refreshes the data in the network modules specified by Jn and Un.



¹Execution of the ZCOM instruction


In cases where the scan time of the sequence program of the host station exceeds the scan time of the other stations, the ZCOM instruction ensures that the data from the other station is incorporated properly.

The following figure shows an example for data communication without applying the ZCOM instruction:



¹Program of the control station

The following figure shows an example for data communication applying the ZCOM instruction:



¹Program of the control station

² Data refresh

²Program scan of the linked station


³Program of the normal station

²Program scan of the linked station

³Program of the normal station

ZCOM

In cases where the scan time of the object station exceeds the scan time of the sequence program, the ZCOM instruction does not improve data communication.



¹Sequence program

²Scan time of the object station

The ZCOM instruction may be executed any times within a sequence program. However, note that each execution increases the scan time of the sequence program by the execution time of the data refresh.

The ZCOM instruction cannot be applied with the following operations:

- Communication between the CPU and peripheral units.
- Monitoring other stations.
- Reading the buffer memory of other special function modules via a computer link module.

NOTE

With a Q series or System Q CPU, designating "Un" in the argument enables the access not only to network modules but also to intelligent function modules. In this case, the automatic refresh is performed for the buffer memory of the intelligent function module. (replaces the FROM/TO instructions).

Operation Errors

In the following cases an operation error occurs and the error flag is set:

- The specified network number is not connected to the host station (error code 4102).
- The module for the specified I/O number is not a network unit or link unit (error code 2111).

NOTE


For exclusive common data processing apply the COM instruction.

Note that non-consistent data might occur, i.e., a device might change during a program scan.

Program Example 1

J.ZCOM


While X0 is set, the following program refreshes data in the network module with the network number 6.



Program Example 2

G.ZCOM

While X0 is set, the following program refreshes data in the network module at the I/O numbers X/Y30 through X/Y4F.



8.6 Dedicated data link instructions for the QnA series

These instructions support the data communication among stations with QCPUs as well as between QnA CPUs and remote I/O stations within MELSECNET/10. The following table gives an overview of these instructions:

	MELSEC	MELSEC	Designated	Station in MEL	SECNET/10		
Function	Instruction in MELSEC Editor	Instruction in IEC Editor	QnA CPU	ACPU	Remote I/O Station	MELSECNET	
		READ_M					
	READ	READP_M					
Read QnA CPU data	NEAD	READ_JP_M	•	_	_	_	
from object stations in object networks		READ_UP_M					
	SREAD	SREAD_JP_M					
	OHEAD	SREAD_UP_M				_	
	WRITE	WRITE_JP_M		_	_	_	
Write	VVIIII	WRITE_UP_M		_	_		
QnA CPU data to object stations		SWRITE_M					
in object networks	SWRITE	SWRITE_JP_M	•	_	_	_	
		SWRITE_UP_M					
		SEND_M					
Send data to		SEND_4_M					
network modules in object stations	SEND	SEND_4_P_M	•	_	_	_	
in object networks		SEND_JP_M					
		SEND_UP_M					
		RECV_M		_		_	
Read QnA CPU data sent via	RECV	RECVP_M			_		
SEND instruction	TILOV	RECV_JP_M	•				
		RECV_UP_M					
Data request from		REQ_M					
other stations (write/read	REQ	REQP_M		_	_	_	
operations with clock data, remote	1124	REQ_JP_M	•				
RUN/STOP)		REQ_UP_M					
Read data from special function		ZNFR_JP_M					
modules in remote I/O stations	ZNFR	ZNFR_UP_M	_	_	•		
		ZNTO_J_M					
Write data to special function	ZNTO	ZNTO_U_M	_	_	•		
modules in remote I/O stations.	2.410	ZNTO_JP_M	_	_	•		
		ZNTO_UP_M					

8.6.1 **READ**


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	

Devices MELSEC Q

	Usable Devices										
		Devices 1, User)	File	MELSE(Direct		Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)			
s1	_	•	•	_	_	_	_	•	_		
s2	1	•	•	1	_	_		•	1	SM0	11
d1	1	•	•	1	_	_		1	1	SIVIO	''
d2	•	•	•	_	_	_	_		_		

GX IEC Developer



GX Developer

```
[JP.READ Jn s1 s2 d1 d2 ]
```

Variables

Set Data	Mooning	Data Type		
Set Data	Meaning	MELSEC	IEC	
Jn	Network number for host station.	BIN 16-bit	ANY16	
Un	Head I/O number for network unit of host station. ●²	DIN 10-DIL	ANTIO	
s1	First device of host station storing control data.	Device	Array [118] of ANY16	
s2	First device of station storing data to be read.	number	ANIV16	
d1	First device of host station storing read data.		ANY16	
d2	Device set ON for 1 scan after completion of instruction.	Bit	BOOL	

NOTE

- ●¹ The network number for the host station must range within 1 and 239. The network with the number 254 is configured via settings for access of other stations to the active station.
- The head I/O number of the network unit for the host station must range within 0 and FEH. Note, that the compiler expects a hexadecimal number for Un. A decimal number will be converted into a hexadecimal value automatically.

The READ instruction can only be executed, if the object station is a QnA CPU.

With an ACPU in MELSECNET/10 the READ instruction cannot be applied.

Only station numbers for QnA CPUs are valid numbers for the object station.

Overview of devices for control data

Device	Meaning	Function	Value Range	Set by
	Execution mode	The transmission confirmation is set: (Bit 0 (b0) = 1, fixed)		User
(s1)+0 Array_s1[1]	Error completion mode	Storage of clock data setting when error processing is completed: - No storage of clock data, Bit 7 (b7) = 0 - Storage of clock data, Bit 7 (b7) = 1 (clock data from (s1)+11 (Array_s1[12]) onwards)	0001н 0081н	
(s1)+1 Array_s1[2]	Completion status of instruction execution	Status at completion of instruction is stored: 0 = no errors (normal completion) < > 0 = error code ●³	_	System
(s1)+2 Array_s1[3]	Channel used by host station	Host channel designation.	1 to 8	User
(s1)+3 Array_s1[4]	Dummy	Not used	0	_
(s1)+4 Array_s1[5]	Network number of object station	Sets network number for station to be read from.	1 to 239 254 ● ⁴	User
(s1)+5 Array_s1[6]	Number of object station	Sets station number for object station.	1 to 64	User
(s1)+6 Array_s1[7]	Dummy	Not used	_	_
(s1)+7	Number of transmission retries	Sets the number of retries to gain a completion of the READ instruction within the WDT time setting stored in (s1)+8 (Array_s1[9]).	1 to 15	User
Array_s1[8]	Number of executed transmission retries	Stores the number of executed transmission retries.		System
(s1)+8 Array_s1[9]	Transmission time setting of WDT	Sets the monitoring time for READ operations in seconds. If the operation is not completed within the set time, the transmission is repeated for the number of times set in (s1)+7 (Array_s1[8]).	1 to 32767 0 = 10 s (fixed)	User
(s1)+9 Array_s1[10]	Receive data length	Sets the number of data blocks to be read.	1 to 480	User
(s1)+10 Array_s1[11]	Dummy	Not used	_	_
(s1)+11 Array_s1[12]	Clock set flag (set on error only)	Stores clock data enable/disable status set in (s1)+0 (Array_s1[1]): - Clock data storage disabled = 0 - Clock data storage enabled = 1	_	System
(s1)+12 Array_s1[13]		Upper byte = Year (0 to 99) Lower byte = Month (1 to 12)		
(s1)+13 Array_s1[14]	Clock data	Upper byte = Day (1 to 31) Lower byte = Hour (0 to 23)	_	System
(s1)+14 Array_s1[15]	(set on error only)	Upper byte = Minute (0 to 59) Lower byte = Second (0 to 59)		
(s1)+15 Array_s1[16]		Upper byte = 00H Lower byte = Day of week (0 to 6) (Sunday = 0, Saturday = 6)		
(s1)+16 Array_s1[17]	Number of network where error occurred	Stores the network number of the station in which the error occurred. The network number ranges between 1 and 239.	_	System
(s1)+17 Array_s1[18]	Number of station where error occurred	Stores the number of the station in which the error occurred. The number is not stored if the completion status of the instruction execution is "Channel in Use". The station number ranges between 1 and 64.		System

[•] Refer to the MELSECNET/10 manual for QnA network systems for further details.


[●]⁴ The network number 254 is designated if set by Jn.

Functions Reading word device data from another station

READ Read instructions

The READ instruction reads the data stored from s2 onwards from a station connected to the MELSECNET/10. The station and network number are specified in the control data. The data read from the station are stored from d1 onwards in the host station.

After the completion of the read operation the device d2 in the object station is set.



- ¹ Host station
- ² Object station
- ³ Network module
- ⁴ Channel 1
- ⁵ Channel n
- ⁶ Channel 8

Through a relay station and set routing parameters also stations in different networks can be accessed.

Data link instructions cannot be executed in more than one location with common access to the same channel. At simultaneous execution of the instruction from two or more locations a handshake between the two active stations prevents from execution of further data link instructions.

The execution status and the completion status (normal, not normal) of the READ instruction can be checked via

- the communications directive flag (●5) of the used channel,
- the host station completion device (d2) being set after completion of the operation,
- the status display of the operation completion (completion of an errorfree or faulty transmission) ((d2)+1)

as follows:

Communications directive flag

This flag is set during the execution of the READ instruction. The flag is reset with the execution of the END instruction during the program scan the read operation was completed in.

Host station completion device

This device is set with the execution of the END instruction within the program scan the read operation was completed in. The device is reset with the next END processing.

Status display of the operation completion

This device is set depending on the completion result of the read instruction.

Remains reset for a normal (errorfree) transmission.


For the completion of a faulty transmission this device is set with the END instruction within the program scan the READ instruction was completed in. The device is reset with the next END processing.

NOTE

• The following table assigns the channel numbers to the according communications channel flags:

Channel number	1	2	3	4	5	6	7	8
Communications channel flag	SB30	SB32	SB34	SB36	SB38	SB3A	SB3C	SB3E

The following figure shows the operations of the host station during the execution of a READ instruction:



¹ END processing

Operation Errors

In the following cases an operation error occurs and the error flag is set:

- The control data contents exceed the setting range (error code 4100).
- The network with the number specified in Jn is not connected to the station (error code 4102).
- The module with the I/O address specified in Un is not a network module (error code 2111).

² Execution of the READ instruction

³ Completion of the operation

⁴ Program of the host station

⁵ READ instruction

⁶ Communications channel flag

⁷ Host station completion device set after completion of the operation (d2)

⁸ Status display of the operation completion ((d2)+1)

⁹ Completion of a faulty transmission

¹⁰Completion of an errorfree transmission

¹¹One scan

8.6.2 **SREAD**


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q	
				•		

Devices MELSEC Q

	Usable Devices										
		Devices n, User)	File	MELSE(Direct	CNET/10 J__	Special Function Module	Function Bogister	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	U□\G□	Žn	K, H (16#)			
s1	_	•	•			_		•	1		
s2	_	•	•	1		_		•	1		
d1	_	•	•	1		_		1	1	SM0	13
d2	•	•	•	1		_		1	1		
d3	•	•	•	_	_	_	_	_	_		

GX IEC Developer



GX Developer

```
[JP.SREAD Jn s1 s2 d1 d2 d3 ]
```

Variables

Set Data	Magaina	Data Type		
Set Data	Meaning	MELSEC	IEC	
Jn	Network number for host station.	BIN 16-bit	ANY16	
Un	Head I/O number for network unit of host station. ●²	ווא ווס-טונ	ANTIO	
s1	First device of host station storing control data.	Device	Array [118] of ANY16	
s2	First device of station storing data to be read.	number	ANY16	
d1	First device of host station storing read data.			
d2	Device of host station set ON for 1 scan after completion of instruction.	Bit		
d3	Device of object station set ON for 1 scan after completion of instruction.		BOOL	

NOTE

- ●¹ The network number for the host station must range within 1 and 239. The network with the number 254 is configured via settings for access of other stations to the active station.
- ●² The head I/O number of the network unit for the host station must range within 0 and FEH. Note, that the compiler expects a hexadecimal number for Un. A decimal number will be converted into a hexadecimal value automatically.

The SREAD instruction can only be executed, if the object station is a QnA CPU.

With an ACPU in MELSECNET/10 the SREAD instruction cannot be applied.

Only station numbers for QnA CPUs are valid numbers for the object station.

Overview of devices for control data

Device	Meaning	Function	Value Range	Set by
	Execution mode	The transmission confirmation is set: (Bit 0 (b0) = 1, fixed)		
(s1)+0 Array_s1[1]	Error completion mode	Storage of clock data setting when error processing is completed: - No storage of clock data, Bit 7 (b7) = 0 - Storage of clock data, Bit 7 (b7) = 1 (clock data from (s1)+11 (Array_s1[12]) onwards)	0001н 0081н	User
(s1)+1 Array_s1[2]	Completion status of instruction execution	Status at completion of instruction is stored: 0 = no errors (normal completion) < > 0 = error code ●³	_	System
(s1)+2 Array_s1[3]	Channel used by host station	Host channel designation.	1 to 8	User
(s1)+3 Array_s1[4]	Dummy	Not used	0	_
(s1)+4 Array_s1[5]	Network number of object station	Sets network number for station to be read from.	1 to 239 254 ● ⁴	User
(s1)+5 Array_s1[6]	Number of object station	Sets station number for object station.	1 to 64	User
(s1)+6 Array_s1[7]	Dummy	Not used	_	_
(s1)+7	Number of transmission retries	Sets the number of retries to gain a completion of the READ instruction within the WDT time setting stored in (s1)+8 (Array_s1[9]).	1 to 15	User
Array_s1[8]	Number of executed transmission retries	Stores the number of executed transmission retries.		System
(s1)+8 Array_s1[9]	Transmission time setting of WDT	Sets the monitoring time for READ operations in seconds. If the operation is not completed within the set time, the transmission is repeated for the number of times set in (s1)+7 (Array_s1[8]).	1 to 32767 0 = 10 s (fixed)	User
(s1)+9 Array_s1[10]	Receive data length	Sets the number of data blocks to be read.	1 to 480	User
(s1)+10 Array_s1[11]	Dummy	Not used	_	_
(s1)+11 Array_s1[12]	Clock set flag (set on error only)	Stores clock data enable/disable status set in (s1)+0 (Array_s1[1]): - Clock data storage disabled = 0 - Clock data storage enabled = 1	_	System
(s1)+12 Array_s1[13]		Upper byte = Year (0 to 99) Lower byte = Month (1 to 12)		
(s1)+13 Array_s1[14]	Clock data	Upper byte = Day (1 to 31) Lower byte = Hour (0 to 23)		
(s1)+14 Array_s1[15]	(set on error only)	Upper byte = Minute (0 to 59) Lower byte = Second (0 to 59)	_	System
(s1)+15 Array_s1[16]		Upper byte = 00H Lower byte = Day of week (0 to 6) (Sunday = 0, Saturday = 6)		
(s1)+16 Array_s1[17]	Number of network where error occurred	Stores the network number of the station in which the error occurred. The network number ranges between 1 and 239.	_	System
(s1)+17 Array_s1[18]	Number of station where error occurred	Stores the number of the station in which the error occurred. The number is not stored if the completion status of the instruction execution is "Channel in Use". The station number ranges between 1 and 64.		System

[•] Refer to the MELSECNET/10 manual for QnA network systems for further details.

[●]⁴ The network number 254 is designated if set by Jn.


Functions

Reading word device data from another station

SREAD Read instructions

The SREAD instruction reads the data stored from s2 onwards from a station connected to the MELSECNET/10. The station and network number are specified in the control data. The data read from the station are stored from d1 onwards in the host station.

After the completion of the read operation the device d2 in the host station and the device d3 in the object station are set.



¹ Host station

Through a relay station and set routing parameters also stations in different networks can be accessed.

Data link instructions cannot be executed in more than one location with common access to the same channel. At simultaneous execution of the instruction from two or more locations a handshake between the two active stations prevents from execution of further data link instructions.

The execution status and the completion status (normal, not normal) of the SREAD instruction can be checked via

- the communications directive flag (•5) of the used channel,
- the host station completion device (d2) and the object station completion device (d3) being set after completion of the operation.
- the status display of the operation completion (completion of an errorfree or faulty transmission) ((d2)+1)

as follows:

Communications directive flag

This flag is set during the execution of the SREAD instruction. The flag is reset with the execution of the END instruction during the program scan the read operation was completed in.

Host station completion device

This device is set with the execution of the END instruction within the program scan the read operation was completed in. The device is reset with the next END processing.

² Object station

³ Network module

⁴ Channel 1

⁵ Channel n

⁶ Channel 8

Status display of the operation completion

This device is set depending on the completion result of the read instruction.

Remains reset for a normal (errorfree) transmission.

For the completion of a faulty transmission this device is set with the END instruction within the program scan the SREAD instruction was completed in. The device is reset with the next END processing.

Object station completion device


This device is set with the execution of the END instruction within the program scan the read operation was completed in. The device is reset with the next END processing.

NOTE

• The following table assigns the channel numbers to the according communications channel flags:


Channel number	1	2	3	4	5	6	7	8
Communications channel flag	SB30	SB32	SB34	SB36	SB38	SB3A	SB3C	SB3E

The following figure shows the operations of the host station during the execution of an SREAD instruction:



- ¹ END processing
- ² Execution of the SREAD instruction
- ³ Completion of the operation
- ⁴ Program of the host station
- ⁵ SREAD instruction
- ⁶ Communications channel flag
- ⁷ Host station completion device set after completion of the operation (d2)
- ⁸ Status display of the operation completion ((d2)+1)
- ⁹ Completion of a faulty transmission
- ¹⁰Completion of an errorfree transmission
- ¹¹One scan

The following figure shows the operations of the object station during the execution of an SREAD instruction:



- ¹ END processing
- ² Completion of the operation
- ³ Program of the object station
- ⁴ Object station completion device set after completion of the operation (d3)
- ⁵ One scan

Operation Errors

In the following cases an operation error occurs and the error flag is set:

- The control data contents exceed the setting range (error code 4100).
- The network with the number specified in Jn is not connected to the station (error code 4102).
- The module with the I/O address specified in Un is not a network module (error code 2111).

8.6.3 WRITE


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	

Devices MELSEC Q

		Usable Devices									
		Devices n, User)	File	MELSE(Direct		Special Function Module	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	U 🗆 \G	Žn	K, H (16#)			
s1	_	•	•	_	_	_	_		_		
s2	_	•	•	1	_	_	_	1	1	SM0	12
d1	•	•	•	1	_	_	_	1	1	SIVIO	12
d2	•	•	•	_	_	_	_	_	_		

GX IEC Developer



Variables

Cat Data	Manning	Data Type	Data Type		
Set Data	Meaning	MELSEC	IEC		
Jn	Network number for host station. ●¹	BIN 16-bit	ANY16		
Un	Head I/O number for network unit of host station. ●²	BIN 10-DIL	ANTIO		
s1	First device of host station storing control data.	Device	Array [118] of ANY16		
s2	First device of station storing data to be written.	number	ANY16		
d1	First device of object station storing written data.		AINTIO		
d2	Device set ON for 1 scan after completion of instruction.	Bit	BOOL		

NOTE

- ●¹ The network number for the host station must range within 1 and 239. The network with the number 254 is configured via settings for access of other stations to the active station.
- The head I/O number of the network unit for the host station must range within 0 and FEH. Note, that the compiler expects a hexadecimal number for Un. A decimal number will be converted into a hexadecimal value automatically.

The WRITE instruction can only be executed, if the object station is a QnA CPU.

With an ACPU in MELSECNET/10 the WRITE instruction cannot be applied.

The WRITE instruction can only address the number "FFH" (all stations in the object network) for networks with connected QnA CPUs exclusively. The number "FFH" cannot be designated in networks with mixed QnA and A CPUs.

Overview of devices for control data

Device	Meaning	Function	Value Range	Set by
	Execution mode	Confirmation of transmission completion = reset bit 0 to 0 No confirmation of transmission completion = set bit 0 to 1	0000н	
(s1)+0 Array_s1[1]	Error completion mode	Storage of clock data setting when error processing is completed: - No storage of clock data, Bit 7 (b7) = 0 - Storage of clock data, Bit 7 (b7) = 1 (clock data from (s1)+10 (Array_s1[11) onwards)	0001н 0080н 0081н	User
(s1)+1 Array_s1[2]	Completion status of instruction execution	Status at completion of instruction is stored: 0 = no errors (normal completion) < > 0 = error code ●³		System
(s1)+2 Array_s1[3]	Channel used by host station	Host channel designation.	1 to 8	User
(s1)+3 Array_s1[4]	Dummy	Not used	0	-
(s1)+4 Array_s1[5]	Network number of object station	Sets network number for object station.	1 to 239 254 ● ⁴	User
(s1)+5 Array_s1[6]	Number of object station	Sets station number for object station.	Station number: 1 to 64 Group designation: 81 H to 89H All stations in object network: FFH	User
(s1)+6 Array_s1[7]	Dummy	Not used		1
(s1)+7 Array_s1[8]	Number of transmission retries	Sets the number of retries to gain a completion of the WRITE instruction within the WDT time setting stored in (s1)+8 (Array_s1[9]). Active only if the execution mode (s1)+0 Array_s1[1] is set (1).	1 to 15	User
	Number of executed transmission retries	Stores the number of executed transmission retries.		System
(s1)+8 Array_s1[9]	Transmission time setting of WDT	Sets the monitoring time for WRITE operations in seconds. If the operation is not completed within the set time, the transmission is repeated for the number of times set in (s1)+7 (Array_s1[8]).	1 to 32767 0 = 10 s (fixed) Active only if the execution mode (s1)+0 Array_s1[1] is set (1).	User
(s1)+9 Array_s1[10]	Send data length	Sets the number of data blocks to be written.	1 to 480	User
(s1)+10 Array_s1[11]	Dummy	Not used	_	_
(s1)+11 Array_s1[12]	Clock set flag (set on error only)	Stores clock data enable/disable status set in (s1)+0 (Array_s1[1]): - Clock data storage disabled = 0 - Clock data storage enabled = 1	_	System

Device	Meaning	Function	Value Range	Set by
(s1)+12 Array_s1[13]		Upper byte = Year (0 to 99) Lower byte = Month (1 to 12)		
(s1)+13 Array_s1[14]	Clock data (set on error only)	Upper byte = Day (1 to 31) Lower byte = Hour (0 to 23)		
(s1)+14 Array_s1[15]		Upper byte = Minute (0 to 59) Lower byte = Second (0 to 59)	_	System
(s1)+15 Array_s1[16]		Upper byte = 00н Lower byte = Day of week (0 to 6) (Sunday = 0, Saturday = 6)		
(s1)+16 Array_s1[17]	Number of network where error occurred	Stores the network number of the station in which the error occurred. The network number ranges between 1 and 239.	_	System
(s1)+17 Array_s1[18]	Number of station where error occurred	Stores the number of the station in which the error occurred. The number is not stored if the completion status of the instruction execution is "Channel in Use". The station number ranges between 1 and 64.	_	System

[•] Refer to the MELSECNET/10 manual for QnA network systems for further details.


[●]⁴ The network number 254 is designated if set by Jn.

Functions Writing word device data to another station

WRITE Write instruction

The WRITE instruction writes the data stored from s2 onwards from the host station to a station connected to the MELSECNET/10. The station and network number are specified in the control data. The data is stored from d1 onwards in the object station.

After the completion of the write operation the device d2 in the object station is set.



- ¹ Host station
- ² Object station
- ³ Network module
- ⁴ Channel 1
- ⁵ Channel n
- ⁶ Channel 8

Through a relay station and set routing parameters also stations in different networks can be accessed.

Data link instructions cannot be executed from more than one location with common access to the same channel. At simultaneous execution of the instruction from two or more locations a handshake between the two active stations prevents from execution of further data link instructions.

The execution status and the completion status (normal, not normal) of the WRITE instruction can be checked via

- the communications directive flag (●5) of the used channel,
- the host station completion device (d2) being set after completion of the operation,
- the status display of the operation completion (completion of an errorfree or faulty transmission) ((d2)+1)

as follows:

Communications directive flag

This flag is set during the execution of the WRITE instruction. The flag is reset with the execution of the END instruction during the program scan the write operation was completed in.

Host station completion device

This device is set with the execution of the END instruction within the program scan the write operation was completed in. The device is reset with the next END processing.

Status display of the operation completion

This device is set depending on the completion result of the write instruction.

Remains reset for a normal (errorfree) transmission.

For the completion of a faulty transmission this device is set with the END instruction within the program scan the WRITE instruction was completed in. The device is reset with the next END processing.

Object station completion device


This device is set with the execution of the END instruction within the program scan the read operation was completed in. The device is reset with the next END processing.

NOTE

• The following table assigns the channel numbers to the according communications channel flags:

Channel number	1	2	3	4	5	6	7	8
Communications channel flag	SB30	SB32	SB34	SB36	SB38	SB3A	SB3C	SB3E

The following figure shows the operations of the host station during the execution of a WRITE instruction:



¹ END processing

² Execution of the WRITE instruction

³ Completion of the operation

⁴ Program of the host station

⁵ WRITE instruction

⁶ Communications channel flag

⁷ Host station completion device set after completion of the operation (d2)

⁸ Status display of the operation completion ((d2)+1)

⁹ Completion of a faulty transmission

¹⁰Completion of an errorfree transmission

¹¹One scan

Operation Errors

In the following cases an operation error occurs and the error flag is set:

- The control data contents exceed the setting range (error code 4100).
- The network with the number specified in Jn is not connected to the station (error code 4102).
- The module with the I/O address specified in Un is not a network module (error code 2111).

8.6.4 SWRITE


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	

Devices MELSEC Q

	Usable Devices										
		Devices n, User)	File	MELSE(Direct		Special Function Module	Index Register	Constant K, H (16#)	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	U□\G□	Žn	к, п (10#)			
s 1		•	•	1		_			-		
s2		•	•	1		_		1	1		
d1	•	•	•	1		_		1	1	SM0	13
d2	•	•	•	1		_		1	1		
d3	•	•	•	1	1	_		1	-		

GX IEC Developer



Variables

0-4-0-4-	Manadan	Data Type	Data Type		
Set Data	Meaning	MELSEC	IEC		
Jn	Network number for host station. ●¹	BIN 16-bit	ANIVAG		
Un	Head I/O number for network unit of host station. ●²	שוט-סוו ווס-טונ	ANY16		
s1	First device of host station storing control data.	Device	Array [118] of ANY16		
s2	First device of station storing data to be written.	number	ANY16		
d1	First device of object station storing written data.		AINTIO		
d2	Device set ON for 1 scan after completion of instruction.				
d3	Device of object station set ON for 1 scan after completion of instruction.	Bit	BOOL		

NOTE

- ●¹ The network number for the host station must range within 1 and 239. The network with the number 254 is configured via settings for access of other stations to the active station.
- The head I/O number of the network unit for the host station must range within 0 and FEH. Note, that the compiler expects a hexadecimal number for Un. A decimal number will be converted into a hexadecimal value automatically.

The SWRITE instruction can only be executed, if the object station is a QnA CPU.

With an ACPU in MELSECNET/10 the SWRITE instruction cannot be applied.

The WRITE instruction can only address the number "FFH" (all stations in the object network) for networks with connected QnA CPUs exclusively. The number "FFH" cannot be designated in networks with mixed QnA and A CPUs.

Overview of devices for control data

Device	Meaning	Function	Value Range	Set by
	Execution mode	Confirmation of transmission completion = reset bit 0 to 0 No confirmation of transmission completion = set bit 0 to 1	0000н	
(s1)+0 Array_s1[1]	Error completion mode	Storage of clock data setting when error processing is completed: - No storage of clock data, Bit 7 (b7) = 0 - Storage of clock data, Bit 7 (b7) = 1 (clock data from (s1)+10 (Array_s1[11) onwards)	0001н 0080н 0081н	User
(s1)+1 Array_s1[2]	Completion status of instruction execution	Status at completion of instruction is stored: 0 = no errors (normal completion) < > 0 = error code ●³	_	System
(s1)+2 Array_s1[3]	Channel used by host station	Host channel designation.	1 to 8	User
(s1)+3 Array_s1[4]	Dummy	Not used	0	_
(s1)+4 Array_s1[5]	Network number of object station	Sets network number for object station.	1 to 239 254 ● ⁴	User
(s1)+5 Array_s1[6]	Number of object station	Sets station number for object station.	Station number: 1 to 64 Group designation: 81 H to 89 H All stations in object network: FFH	User
(s1)+6 Array_s1[7]	Dummy	Not used		
(s1)+7 Array_s1[8]	Number of transmission retries	Sets the number of retries to gain a completion of the WRITE instruction within the WDT time setting stored in (s1)+8 (Array_s1[9]). Active only if the execution mode (s1)+0 Array_s1[1] is set (1).	1 to 15	User
	Number of executed transmission retries	Stores the number of executed transmission retries.		System
(s1)+8 Array_s1[9]	Sets the monitoring time for WRITE operations in seconds. If the operation is not completed within the set time, the transmission is repeated for the number of times set in (s1)+7 (Array_s1[8]).		1 to 32767 0 = 10 s (fixed) Active only if the execution mode (s1)+0 Array_s1[1] is set (1).	User
(s1)+9 Array_s1[10]	Send data length	Sets the number of data blocks to be written.	1 to 480	User
(s1)+10 Array_s1[11]	Dummy	Not used	_	_
(s1)+11 Array_s1[12]	Clock set flag (set on error only)	Stores clock data enable/disable status set in (s1)+0 (Array_s1[1]): - Clock data storage disabled = 0 - Clock data storage enabled = 1	_	System

Device	Meaning	Function	Value Range	Set by
(s1)+12 Array_s1[13]		Upper byte = Year (0 to 99) Lower byte = Month (1 to 12)		
(s1)+13 Array_s1[14]	Clock data	Upper byte = Day (1 to 31) Lower byte = Hour (0 to 23)		
(s1)+14 Array_s1[15]	(set on error only)	Upper byte = Minute (0 to 59) Lower byte = Second (0 to 59)		System
(s1)+15 Array_s1[16]		Upper byte = 00н Lower byte = Day of week (0 to 6) (Sunday = 0, Saturday = 6)		
(s1)+16 Array_s1[17]	Number of network where error occurred Stores the network number of the station in which the error occurred. The network number ranges between 1 and 239.		_	System
(s1)+17 Array_s1[18]	Number of station where error occurred	Stores the number of the station in which the error occurred. The number is not stored if the completion status of the instruction execution is "Channel in Use". The station number ranges between 1 and 64.	_	System

[•] Refer to the MELSECNET/10 manual for QnA network systems for further details.


[●]⁴ The network number 254 is designated if set by Jn.

Functions Writing word device data to another station

SWRITE Write instruction

The SWRITE instruction writes the data stored from s2 onwards from the host station to a station connected to the MELSECNET/10. The station and network number are specified in the control data. The data is stored from d1 onwards in the object station.

After the completion of the write operation the device d2 in the host station and the device d3 in the object station are set.



¹ Host station

Through a relay station and set routing parameters also stations in different networks can be accessed.

Data link instructions cannot be executed from more than one location with common access to the same channel. At simultaneous execution of the instruction from two or more locations a handshake between the two active stations prevents from execution of further data link instructions.

The execution status and the completion status (normal, not normal) of the SWRITE instruction can be checked via

- the communications directive flag (•5) of the used channel,
- the host station completion devices in the host station (d2) and in the object station (d3) being set after completion of the operation,
- the status display of the operation completion (completion of an errorfree or faulty transmission) ((d2)+1)

as follows:

Communications directive flag

This flag is set during the execution of the SWRITE instruction. The flag is reset with the execution of the END instruction during the program scan the write operation was completed in.

Host station completion device

This device is set with the execution of the END instruction within the program scan the write operation was completed in. The device is reset with the next END processing.

² Object station

³ Network module

⁴ Channel 1

⁵ Channel n

⁶ Channel 8

Status display of the operation completion

This device is set depending on the completion result of the write instruction.

Remains reset for a normal (errorfree) transmission.

For the completion of a faulty transmission this device is set with the END instruction within the program scan the SWRITE instruction was completed in. The device is reset with the next END processing.

Object station completion device


This device is set with the execution of the END instruction within the program scan the read operation was completed in. The device is reset with the next END processing.

NOTE

• The following table assigns the channel numbers to the according communications channel flags:

Channel number	1	2	3	4	5	6	7	8
Communications channel flag	SB30	SB32	SB34	SB36	SB38	SB40	SB42	SB44

The following figure shows the operations of the host station during the execution of an SWRITE instruction:



¹ END processing

² Execution of the SWRITE instruction

³ Completion of the operation

⁴ Program of the host station

⁵ SWRITE instruction

⁶ Communications channel flag

⁷ Host station completion device set after completion of the operation (d2)


⁸ Status display of the operation completion ((d2)+1)

⁹ Completion of a faulty transmission

¹⁰Completion of an errorfree transmission

¹¹One scan

The following figure shows the operations of the object station during the execution of an SWRITE instruction:



- ¹ END processing
- ² Completion of the operation
- ³ Program of the object station
- ⁴ Object station completion device set after completion of the operation (d3)
- ⁵ One scan

Operation Errors

In the following cases an operation error occurs and the error flag is set:

- The control data contents exceed the setting range (error code 4100).
- The network with the number specified in Jn is not connected to the station (error code 4102).
- The module with the I/O address specified in Un is not a network module (error code 2111).

8.6.5 SEND


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	

Devices MELSEC Q

				ι	Jsable Devi	ices					
		Devices n, User)	File	MELSE(Direct		Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)			
s	_	•	•		_	_		1	1		
sź	-	•	•		_	_				SM0	10
d	•	•	•	_	_	_	_	_	_		

GX IEC Developer



Variables

Cat Data	Maning	Data Type	
Set Data	Meaning	MELSEC	IEC
Jn	Network number for host station.	BIN 16-bit	ANY16
Un	Head I/O number for network unit of host station. ●²	DIIN 10-DIL	ANTIO
s1	First number of device storing control data.	Device	Array [118] of ANY16
s2	First number of device storing data to be sent.	number	ANY16
d	Device set ON for 1 scan after completion of instruction.	Bit	BOOL

NOTE

- ●¹ The network number for the host station must range within 1 and 239. The network with the number 254 is configured via settings for access of other stations to the active station.
- The head I/O number of the network unit for the host station must range within 0 and FEH. Note, that the compiler expects a hexadecimal number for Un. A decimal number will be converted into a hexadecimal value automatically.

Overview of devices for control data

Device	Meaning	Function	Value Range	Set by
	Execution mode	Confirmation of transmission completion = reset bit 0 to 0 No confirmation of transmission completion = set bit 0 to 1	0000н	
(s1)+0 Array_s1[1]	Error completion mode	Stores clock data setting when error processing is completed: - No storage of clock data, Bit 7 (b7) = 0 - Storage of clock data, Bit 7 (b7) = 1 (clock data from (s1)+10 (Array_s1[11) onwards)	0001н 0080н 0081н	User
(s1)+1 Array_s1[2]	Completion status of instruction execution	Status at completion of instruction is stored: 0 = no errors (normal completion) < > 0 = error code ●³	_	System
(s1)+2 Array_s1[3]	Channel used by host station	Host channel designation.	1 to 8	User
(s1)+3 Array_s1[4]	Channel used by object station	Object station designation.	1 to 8	User
(s1)+4 Array_s1[5]	Network number of object station	Sets network number for object station.	1 to 239 254 ● ⁴	User
(s1)+5 Array_s1[6]	Number of object station	Sets station number for object station.	Station number: 1 to 64 Group designation: 81 H to 89H All stations in object network: FFH	User
(s1)+6 Array_s1[7]	Dummy	Not used		1
(s1)+7 Array_s1[8]	Number of transmission retries	Sets the number of retries to gain a completion of the WRITE instruction within the WDT time setting stored in (s1)+8 (Array_s1[9]). Active only if the execution mode (s1)+0 Array_s1[1] is set (1).	1 to 15	User
	Number of executed transmission retries	Stores the number of executed transmission retries.		System
(s1)+8 Array_s1[9]	Transmission time setting of WDT	Sets the monitoring time for WRITE operations in seconds. If the operation is not completed within the set time, the transmission is repeated for the number of times set in (s1)+7 (Array_s1[8]).	1 to 32767 0 = 10 s (fixed) Active only if the execution mode (s1)+0 Array_s1[1] is set (1).	User
(s1)+9 Array_s1[10]	Send data length	Sets the number of data blocks to be written.	1 to 480	User
(s1)+10 Array_s1[11]	Dummy	Not used	_	_
(s1)+11 Array_s1[12]	Clock set flag (set on error only)	Stores clock data enable/disable status set in (s1)+0 (Array_s1[1]): - Clock data storage disabled = 0 - Clock data storage enabled = 1	_	System

Device	Meaning	Function	Value Range	Set by
(s1)+12 Array_s1[13]		Upper byte = Year (0 to 99) Lower byte = Month (1 to 12)		
(s1)+13 Array_s1[14]	Clock data	Upper byte = Day (1 to 31) Lower byte = Hour (0 to 23)	- - -	
(s1)+14 Array_s1[15]	(set on error only)	Upper byte = Minute (0 to 59) Lower byte = Second (0 to 59)		System
(s1)+15 Array_s1[16]		Upper byte = 00н Lower byte = Day of week (0 to 6) (Sunday = 0, Saturday = 6)		
(s1)+16 Array_s1[17]	Number of network where error occurred Stores the network number of the station in which the error occurred. The network number ranges between 1 and 239.		_	System
(s1)+17 Array_s1[18]	Number of station where error occurred	Stores the number of the station in which the error occurred. The number is not stored if the completion status of the instruction execution is "Channel in Use". The station number ranges between 1 and 64.	_	System

[•] Refer to the MELSECNET/10 manual for QnA network systems for further details.


[●]⁴ The network number 254 is designated if set by Jn.

Functions Sending data to other stations

SEND Send instruction

The SEND instruction sends the data stored from s2 onwards from the host station to a station connected to the MELSECNET/10. The transfer channel is specified in (s1)+2. The station and network number are specified in the control data.

After the completion of the write operation in the object station the device specified in d is set.



- ¹ Host station
- ² Object station
- ³ Network module
- ⁴ Channel 1
- ⁵ Channel n
- ⁶ Channel 8
- ⁷ The read operation is triggered by the RECV instruction

Through a relay station and set routing parameters also stations in different networks can be accessed.

Data link instructions cannot be executed from more than one location with common access to the same channel. At simultaneous execution of the instruction from two or more locations a handshake between the two active stations prevents from execution of further data link instructions.

The execution status and the completion status (normal, not normal) of the SEND instruction can be checked via

- the communications directive flag (●5) of the used channel,
- the completion device (d) being set after completion of the operation,
- the status display of the operation completion (completion of an errorfree or faulty transmission) (d+1)

as follows:

Communications directive flag

This flag is set during the execution of the SEND instruction. The flag is reset with the execution of the END instruction during the program scan the operation was completed in.

Host station completion device

This device is set with the execution of the END instruction within the program scan the write operation was completed in. The device is reset with the next END processing.

Status display of the operation completion

This device is set depending on the completion result of the write instruction.

Remains reset for a normal (errorfree) transmission.

For the completion of a faulty transmission this device is set with the END instruction within the program scan the SEND instruction was completed in. The device is reset with the next END processing.

Object station completion device


This device is set with the execution of the END instruction within the program scan the read operation was completed in. The device is reset with the next END processing.

NOTE

• The following table assigns the channel numbers to the according communications channel flags:

Channel number	1	2	3	4	5	6	7	8
Communications channel flag	SB30	SB32	SB34	SB36	SB38	SB3A	SB3C	SB3E

The following figure shows the operations of the host station during the execution of a SEND instruction:



¹ END processing

² Execution of the SEND instruction

³ Completion of the operation

⁴ Program of the host station

⁵ SEND instruction

⁶ Communications channel flag

⁷ Host station completion device set after completion of the operation (d)

⁸ Status display of the operation completion (d+1)

⁹ Completion of a faulty transmission

¹⁰Completion of an errorfree transmission

¹¹One scan

Operation Errors

In the following cases an operation error occurs and the error flag is set:


- The control data contents exceed the setting range (error code 4100).
- The network with the number specified in Jn is not connected to the station (error code 4102).
- The module with the I/O address specified in Un is not a network module (error code 2111).

Program Example

JP.SEND

With leading edge from M10, the following program sends data from the host station to an object station. The execution of the SEND instruction is interlocked via the normally open contact of the flag SB34. The following table contains further information on the host station, the object station, and the applied MOV instructions.

Device/Instruction	Meaning/Function
Host station	-
Host network	7
Host channel	3
Communications channel flag	SB34
Object station	15
Object network	5
Object channel	5
MOV instruction	Sets the input condition and the clock data
2. MOV instruction	Sets the channel for the host station
3. MOV instruction	Sets the channel for object station
4. MOV instruction	Sets the network number for the object station
5. MOV instruction	Sets the number for the object station
6. MOV instruction	_
7. MOV instruction	Sets the number of transmission retries
8. MOV instruction	Sets the WDT time setting (20 s)
9. MOV instruction	Sets the number of blocks to be sent (4)
10. MOV instruction	Sets the data to be sent
11. MOV instruction	
12. MOV instruction	
13. MOV instruction	



Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

NOTEThis program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see

8.6.6 RECV


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	

Devices MELSEC Q

				ι	Jsable Devi	ices					
		Devices 1, User)	File	MELSE(Direct		Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)			
s	_	•	•	_	_	_	_	_	_		
d1	_	•	•	_	_	_	_	_	_	SM0	9
d2	•	•	•	_	_	_	_	_	_		

GX IEC Developer



Variables

Cat Data	Manufact	Data Type	
Set Data	Meaning	MELSEC	IEC
Jn	Network number for host station.	BIN 16-bit	ANY16
Un	Head I/O number for network unit of host station. ●²	DIN 16-DIL	ANTIO
s	First number of device storing control data.	Device	Array [116] of ANY16
d1	First number of device storing data to be sent.	number	ANY16
d2	Device set ON for 1 scan after completion of instruction.	Bit	BOOL

NOTE

- ●¹ The network number for the host station must range within 1 and 239. The network with the number 254 is configured via settings for access of other stations to the active station.
- The head I/O number of the network unit for the host station must range within 0 and FEн. Note, that the compiler expects a hexadecimal number for Un. A decimal number will be converted into a hexadecimal value automatically.

Overview of devices for control data

Device	Meaning	Function	Value Range	Set by
	Execution mode	Waiting for data (this mode waits for data repeatedly with a fixed time setting) (bit 0 (b0) = 0, fixed)		
(s1)+0 Array_s1[1]	Error completion mode	Stores clock data setting when error processing is completed: - No storage of clock data, Bit 7 (b7) = 0 - Storage of clock data, Bit 7 (b7) = 1 (clock data from (s1)+10 (Array_s1[11) onwards)	0000н 0080н	User
(s1)+1 Array_s1[2]	Completion status of instruction execution	Status at completion of instruction is stored: 0 = no errors (normal completion) < > 0 = error code ●³	_	System
(s1)+2 Array_s1[3]	Channel used by host station	Sets channel storing data to be received.	1 to 8	User
(s1)+3 Array_s1[4]	Channel used by object station	Stores channel for the sending station.	1 to 8	System
(s1)+4 Array_s1[5]	Network number of object station	Stores network number for the sending station.	1 to 239	System
(s1)+5 Array_s1[6]	Number of object station	Stores station number for the sending station.	1 to 64	System
(s1)+6 Array_s1[7]	Dummy	Not used		
(s1)+7 Array_s1[8]	Dummy	Not used		
(s1)+8 Array_s1[9]	Transmission time setting of WDT	Sets the monitoring time for the operation in seconds.	1 to 32767 0 = 10 s (fixed) Active only if the execution mode is set (1).	User
(s1)+9 Array_s1[10]	Send data length	Stores number of received data blocks.	1 to 480	System
(s1)+10 Array_s1[11]	Dummy	Not used	_	_
(s1)+11 Array_s1[12]	Clock set flag (set on error only)	Stores clock data enable/disable status set in (s1)+0 (Array_s1[1]): - Clock data storage disabled = 0 - Clock data storage enabled = 1		System
(s1)+12 Array_s1[13]		Upper byte = Year (0 to 99) Lower byte = Month (1 to 12)		
(s1)+13 Array_s1[14]	Olook data	Upper byte = Day (1 to 31) Lower byte = Hour (0 to 23)		
(s1)+14 Array_s1[15]	(set on error only)	Upper byte = Minute (0 to 59) Lower byte = Second (0 to 59)	_	System
(s1)+15 Array_s1[16]		Upper byte = 00H Lower byte = Day of week (0 to 6) (Sunday = 0, Saturday = 6)		

[•] Refer to the MELSECNET/10 manual for QnA network systems for further details.


Functions

Receiving sent data from other stations

RECV Receive instruction

The RECV instruction receives the data sent via the SEND instruction from a station connected to the MELSECNET/10. The station and network numbers are specified in the control data. The data is stored from d1 onwards.

After the completion of the operation the device specified in d2 is set.



¹ Host station

Through a relay station and set routing parameters also stations in different networks can be accessed.

Data link instructions cannot be executed from more than one location with common access to the same channel. At simultaneous execution of the instruction from two or more locations a handshake between the two active stations prevents from execution of further data link instructions.

The execution status and the completion status (normal, not normal) of the RECV instruction can be checked via

- the communications directive flag (●⁴) of the used channel,
- the completion device (d2) being set after completion of the operation,
- the status display of the operation completion (completion of an errorfree or faulty transmission) ((d2)+1)

as follows:

Communications directive flag

This flag is set during the execution of the RECV instruction. The flag is reset with the execution of the END instruction during the program scan the operation was completed in.

Host station completion device

This device is set with the execution of the END instruction within the program scan the write operation was completed in. The device is reset with the next END processing.

² Object station

³ Network module

⁴ Channel 1

⁵ Channel n

⁶ Channel 8

⁷ The write operation is triggered via the SEND instruction

Status display of the operation completion

This device is set depending on the completion result of the instruction.

Remains reset for a normal (errorfree) transmission.

For the completion of a faulty transmission this device is set with the END instruction within the program scan the RECV instruction was completed in. The device is reset with the next END processing.

Object station completion device


This device is set with the execution of the END instruction within the program scan the read operation was completed in. The device is reset with the next END processing.

NOTE

• The following table assigns the channel numbers to the according communications channel flags:

Channel number	1	2	3	4	5	6	7	8
Communications channel flag	SB30	SB32	SB34	SB36	SB38	SB3A	SB3C	SB3E

The following figure shows the operations of the host station during the execution of a RECV instruction:



¹ END processing

² Execution of the RECV instruction

³ Completion of the operation

⁴ Program of the host station

⁵ RECV instruction

⁶ Communications channel flag

⁷ Host station completion device set after completion of the operation (d2)

⁸ Status display of the operation completion ((d2)+1)

⁹ Completion of a faulty transmission

¹⁰Completion of an errorfree transmission

¹¹One scan

Operation Errors

In the following cases an operation error occurs and the error flag is set:


- The control data contents exceed the setting range (error code 4100).
- The network with the number specified in Jn is not connected to the station (error code 4102).
- The module with the I/O address specified in Un is not a network module (error code 2111).

Program Example

JP.RECV

With leading edge from X10, the following program reads data sent from a station via the SEND instruction. The execution of the RECV instruction is interlocked via the normally open contact of the flag SB34. The following table contains further information on the host station, the sending station, and the applied MOV instructions.

Device/Instruction	Meaning/Function
Host station	_
Host network	_
Host channel	3
Communications channel flag	SB34
Sending station	-
Netzwork for the sending station	3
Channel for the sending station	3
MOV instruction	Sets the clock data
2. MOV instruction	Sets the channel for the host station
3. MOV instruction	Sets the WDT time setting (20 s)



NOTE

This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

8.6.7 REQ


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	

Devices MELSEC Q

			Usable Devices								
		Devices n, User)	File	MELSE(Direct		Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)			
s1	_	•	•	_	_	_	_		_	SM0	10
s2	_	•	•	1	_	_		l	1		
d1	_	•	•		_	_	_			JIVIU	10
d2	•	•	•	_	_	_	_	_	_		

GX IEC Developer



Variables

Cat Data	Massing	Data Type	Data Type		
Set Data	Meaning	MELSEC	IEC		
Jn	Network number for host station. ●¹	BIN 16-bit	ANY16		
Un	Head I/O number for network unit of host station. $lacktriangle^2$	BIIN 10-DIL	AINTIO		
s1	First number of device storing control data.		Array [118] of ANY16		
s2	First number of device storing requested data.	Device number	Array [17] of ANY16		
d1	First number of device storing response data.		Array [14] of ANY16		
d2	Device set ON for 1 scan after completion of instruction.	Bit	BOOL		

NOTE

- ●¹ The network number for the host station must range within 1 and 239. The network with the number 254 is configured via settings for access of other stations to the active station.
- The head I/O number of the network unit for the host station must range within 0 and FEH. Note, that the compiler expects a hexadecimal number for Un. A decimal number will be converted into a hexadecimal value automatically.

The REQ instruction can only be executed, if the object station is a QnA CPU.

With an ACPU in MELSECNET/10 the REQ instruction cannot be applied.

Only station numbers for QnA CPUs are valid numbers for the object station.

Overview of devices for control data

Device	Meaning	Function	Value Range	Set by
	Execution mode	Confirmation of transmission completion is set (Bit 0 (b0) = 1, fixed)		
(s1)+0 Array_s1[1]	Error completion mode	Stores clock data setting when error processing is completed: - No storage of clock data, Bit 7 (b7) = 0 - Storage of clock data, Bit 7 (b7) = 1 (clock data from (s1)+10 (Array_s1[11) onwards)	0001н 0081н	User
(s1)+1 Array_s1[2]	Completion status of instruction execution	Status at completion of instruction is stored: 0 = no errors (normal completion) < > 0 = error code ●¹	_	System
(s1)+2 Array_s1[3]	Channel used by host station	Sets channel used by host station.	1 to 8	User
(s1)+3 Array_s1[4]	Dummy	Not used	_	_
(s1)+4 Array_s1[5]	Network number for object station.	Sets number of network for station to read from	1 to 239 254 ● ²	User
(s1)+5 Array_s1[6]	Number for object station.	Sets number for object station.	1 to 64	User
(s1)+6 Array_s1[7]	Dummy	Not used	_	-
(s1)+7	Number of transmission retries	Sets the number of retries to gain a completion of the REQ instruction within the WDT time setting stored in (s1)+8 (Array_s1[9]).	1 bis15	User
Àrray_s1[8]	Number of executed transmission retries	Stores the number of executed transmission retries.	_	System
(s1)+8 Array_s1[9]	Transmission time setting of WDT	Sets the monitoring time for the operation in seconds. If the operation is not completed within the set time, the transmission is repeated for the number of times set in (s1)+7 (Array_s1[8]).	1 to 32767 0 = 10 seconds (fixed)	User
(s1)+9 Array_s1[10]	Length of request data.	Sets the length of requested data. If clock data is read = 2 If clock data is written = 7 During remote RUN/STOP = 4	2, 7, 4	User
(s1)+10 Array_s1[11]	Length of response data	Stores the length of response data. If clock data is read = 2	0, 4	User
(s1)+11 Array_s1[12]	Clock set flag (set on error only)	Stores clock data enable/disable status set in (s1)+0 (Array_s1[1]): - Clock data storage disabled = 0 - Clock data storage enabled = 1	_	System
(s1)+12 Array_s1[13]		Upper byte = Year (0 to 99) Lower byte = Month (1 to 12)		
(s1)+13 Array_s1[14]	Ola ali data	Upper byte = Day (1 to 31) Lower byte = Hour (0 to 23)		
(s1)+14 Array_s1[15]	Clock data (set on error only)	Upper byte = Minute (0 to 59) Lower byte = Second (0 to 59)	_	System
(s1)+15 Array_s1[16]		Upper byte = 00H Lower byte = Day of week (0 to 6) (Sunday = 0, Saturday = 6)		
(s1)+16 Array_s1[17]	Number of network where error occurred	Stores the network number of the station in which the error occurred. The network number ranges from 1 to 239. The number is not stored if the completion status of the instruction execution is "Channel in Use (F7C1H)".	_	System

Device	Meaning	Function	Value Range	Set by
(s1)+17 Array_s1[18]	Number of station where error occurred	Stores the number of the station in which the error occurred. The station number ranges from 1 to 64. The number is not stored if the completion status of the instruction execution is "Channel in Use(F7C1H)".	ı	System

[●]¹ Refer to the MELSECNET/10 manual for QnA network systems for further details.

Request/response data during write/read operation of clock data Request data

Device	Meaning	Function	Read Clock Data	Write Clock Data
(s2)+0 Array-s2[1]	Request type	0001н = Read clock data 0011н = Write clock data	•	•
(s2)+1 Array_s2[2]	Request type of subroutine	0002н = Read clock data 0001н = Write clock data	•	•
(s2)+2 Array_s2[3]	Update pattern	Specify clock data item in (s2)+3 (Array_s2[4]) through (s2)+6 (Array_s2[7]) to be updated. If the device is set (1) the clock/ data item is updated. b15 b7 b6 b5 b4 b3 b2 b1 b0 0 W SecMin H D M Y		•
(s2)+3 Array_s2[4]	Month and year to be updated	Month and year stored in BCD code (last two digits). b15 b8 b7 b0 М (01н - 12н) Y (00н - 99н)		•
(s2)+4 Array_s2[5]	Hour and day to be updated	Hour and day stored in BCD code. b15 b8 b7 b0 H (00H - 23H) D (01H - 31H)		•
(s2)+5 Array_s2[6]	Minute and second to be updated	Second and minute stored in BCD code. b15 b8 b7 b0 Sec (00н - 59н) Min (00н - 59н)		•
(s2)+6 Array_s2[7]	Day of week to be updated	Day of week stored in BCD code (00н = Sunday, 06H = Saturday). b15 b8 b7 b0 00н W (00н - 06н)		•

M = Month

Y = Year

H = Hour

D = Day

Sec = Second

Min = Minute

W = Day of week

[●]² The network number 254 is designated if set by Jn.

Response data

Device	Meaning	Function	Read Clock Data	Write Clock Data
(d1)+0 Array-d1[1]	Month and year being read	Month and year stored in BCD code (last two digits). I b15 b8 b7 b0 М (01н - 12н) Y (00н - 99н)	•	
(d1)+1 Array_d1[2]	Hour and day being read	Hour and day stored in BCD code. b15 b8 b7 b0 H (00н - 23н) D (01н - 31н)	•	
(d1)+2 Array_d1[3]	Minute and second being read	Second and minute stored in BCD code. b15 b8 b7 b0 Sec (00н - 59н) Min (00н - 59н)	•	
(d1)+3 Array_d1[4]	Day of week being read	Day of week stored in BCD code (00н = Sunday, 06н = Saturday). b15 b8 b7 b0 00н W (00н - 06н)	•	

M = Month

Y = Year

H = Hour

D = Day

Sec = Second

Min = Minute

W = Day of week

NOTE

Write/read operations are disabled if the "Memory Protect" function is engaged on the CPU of the object station (system switch 1, SW5 (QnA, Q4AR), SW1 (QnAS) set ON).

Request data during RUN/STOP operation at a remote station Request data

Device	Meaning	Function	RUN Operation	STOP Operation
(s2)+0 Array-s2[1]	Request type	0010н	•	•
(s2)+1 Array_s2[2]	Request type of subroutine	0001н = RUN operation at a remote station 0002н = STOP operation at a remote station	•	•
(s2)+2 Array_s2[3]	Mode	Set forced RUN operation at a remote station: 0001H = Do not force RUN 0003H = Force RUN (set during remote STOP) If the station performing a STOP operation at a remote station cannot execute a RUN operation, the remote RUN operation can be forced from a different station.	•	•
(s2)+3 Array_s2[4]	Clear mode	Set memory status of the CPU during execution of the RUN operation at a remote station: 0000H = Do not clear (set during remote STOP) 0001H = Clear (exclusive latch range) 0002H = Clear (including latch range)	•	•

NOTE

The RUN/STOP function can only be executed, if the RUN/STOP key switch of the CPU on the object station is set to RUN.

Write/read operations are disabled if the "Memory Protect" function is engaged on the CPU of the object station (system switch 1, SW5 (QnA, Q4AR), SW1 (QnAS) set ON).

If the object station is already set into the remote STOP/PAUSE mode by a different station, the RUN operation can only be forced if the mode in (s2)+2 is set to "do not force RUN (0001H)".


If the QnA CPU of the object station executing the RUN/STOP operation is reset the information of the remote RUN/STOP operation in the object station will be lost.

Functions Request data from other stations

REQ Request instruction

The REQ instruction transfers requested data stored from (d1)+0 (Array _d1[1]) onwards from a station connected to the MELSECNET/10. The station number and network number are specified in the control data. The data is stored from (s2)+0 (Array_s2[1]) onwards.

After the completion of the operation the device specified in d2 is set.



¹ Host station

Through a relay station and set routing parameters also stations in different networks can be accessed.

Data link instructions cannot be executed from more than one location with common access to the same channel. At simultaneous execution of the instruction from two or more locations a handshake between the two active stations prevents from execution of further data link instructions.

The execution status and the completion status (normal, not normal) of the REQ instruction can be checked via

- the communications directive flag (●³) of the used channel,
- the completion device (d2) being set after completion of the operation,
- the status display of the operation completion (completion of an errorfree or faulty transmission) ((d2)+1)

as follows:

Communications directive flag

This flag is set during the execution of the REQ instruction. The flag is reset with the execution of the END instruction during the program scan the operation was completed in.

Host station completion device

This device is set with the execution of the END instruction within the program scan the write operation was completed in. The device is reset with the next END processing.

² Object station

³ Network module

⁴ Channel 1

⁵ Channel n

⁶ Channel 8

Status display of the operation completion

This device is set depending on the completion result of the instruction.

Remains reset for a normal (errorfree) transmission.


For the completion of a faulty transmission this device is set with the END instruction within the program scan the REQ instruction was completed in. The device is reset with the next END processing.

NOTE

• The following table assigns the channel numbers to the according communications channel flags:

Channel number	1	2	3	4	5	6	7	8
Communications channel flag	SB30	SB32	SB34	SB36	SB38	SB3A	SB3C	SB3E

The following figure shows the operations of the host station during the execution of a REQ instruction:



¹ END processing

² Execution of the REQ instruction

³ Completion of the operation

⁴ Program of the host station

⁵ REQ instruction

⁶ Communications channel flag

⁷ Host station completion device set after completion of the operation (d2)

⁸ Status display of the operation completion ((d2)+1)

⁹ Completion of a faulty transmission

¹⁰Completion of an errorfree transmission

¹¹One scan

Operation Errors

In the following cases an operation error occurs and the error flag is set:


- The control data contents exceed the setting range (error code 4100).
- The network with the number specified in Jn is not connected to the station (error code 4102).
- The module with the I/O address specified in Un is not a network module (error code 2111).

Program Example

JP.REQ

With leading edge from X10, the following program performs a STOP operation on an object station. The execution of the REQ instruction is interlocked via the normally open contact of the flag SB30. The following table contains further information on the host station, the sending station, and the applied MOV instructions.

Device/Instruction	Meaning/Function
Host station	-
Host network	-
Host channel	1
Communications channel flag	SB30
Object station	13
Object network	7
Object channel	-
MOV instruction	Sets the clock data
2. MOV instruction	Sets the channel for the host station
3. MOV instruction	-
4. MOV instruction	Sets the network number for the object station
5. MOV instruction	Sets the number for the object station
6. MOV instruction	-
7. MOV instruction	Sets the number of transmission retries
8. MOV instruction	Sets the WDT time setting (20 s)
9. MOV instruction	Sets the number of blocks to be sent (4)
10. MOV instruction	Sets the request type
11. MOV instruction	Sets the request type of subroutine
12. MOV instruction	Sets the mode
13. MOV instruction	Sets the clear mode



NOTE This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

8.6.8 **ZNFR**

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	

Devices MELSEC Q

	Usable Devices										
	Internal (Systen	Devices 1, User)	File	MELSE(Direct		Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn K, H (I	K, H (16#)			
s1	_	•	•			_		1	_		
s2	_	● ¹	_	_	_	_	_	_	_	_	9
d	•	_	_	_	_	_	_	_	_		

¹ Link registers only

GX IEC Developer



Variables

Set Data	Meaning	Data Type		
Set Data	Meaning	MELSEC	IEC	
Jn	Network number for host station.	BIN 16-bit	ANY16	
Un	Head I/O number for network unit of host station. ●²	ווא וס-טונ	ANTIO	
s1	First number of device storing control data.	Device	Array [115] of ANY16	
s2	First number of link register (W) in the host station storing the data being read.	number	ANY16	
d	Device set ON for 1 scan after completion of instruction.	Bit	BOOL	

NOTE

- ●¹ The network number for the host station must range within 1 and 239. The network with the number 254 is configured via settings for access of other stations to the active station.
- The head I/O number of the network unit for the host station must range within 0 and FEн. Note, that the compiler expects a hexadecimal number for Un. A decimal number will be converted into a hexadecimal value automatically.

Overview of devices for control data

Device	Meaning	Function	Value Range	Set by	
	Execution mode	Confirmation of transmission completion is set (Bit 0 (b0) = 1, fixed)		User	
(s1)+0 Array_s1[1]	Error completion mode	Stores clock data setting when error processing is completed: - No storage of clock data, Bit 7 (b7) = 0 - Storage of clock data, Bit 7 (b7) = 1 (clock data from (s1)+11 (Array_s1[12) onwards)	0001н 0081н		
(s1)+1 Array_s1[2]	Completion status of instruction execution	Status at completion of instruction is stored: 0 = no errors (normal completion) < > 0 = error code ●³		System	
(s1)+2 Array_s1[3]	Dummy	Not used	_	_	
(s1)+3 Array_s1[4]	Buffer memory address	Sets the first number in buffer memory.	•4	User	
(s1)+4 Array_s1[5]	Dummy	Not used	_	_	
(s1)+5 Array_s1[6]	Number for object station.	Sets number for remote I/O station reading the data.	1 to 64	User	
(s1)+6 Array_s1[7]	Position of special function module	Sets the position of the special function module within the series of special function modules installed at the object station.	_	User	
(s1)+7 Array_s1[8]	Dummy	Not used			
(s1)+8 Array_s1[9]	Dummy	Not used		_	
(s1)+9 Array_s1[10]	Length of data	Sets the number of data to be read.	1 to 256	User	
(s1)+10 Array_s1[11]	Clock set flag (set on error only)	Stores clock data enable/disable status set in (s1)+0 (Array_s1[1]): - Clock data storage disabled = 0 - Clock data storage enabled = 1	_	System	
(s1)+11 Array_s1[12]		Upper byte = Year (0 to 99) Lower byte = Month (1 to 12)			
(s1)+12 Array_s1[13]	Clock data	Upper byte = Day (1 to 31) Lower byte = Hour (0 to 23)			
(s1)+13 Array_s1[14]	(set on error only)	Upper byte = Minute (0 to 59) Lower byte = Second (0 to 59)	_	System	
(s1)+14 Array_s1[15]		Upper byte = 00H Lower byte = Day of week (0 to 6) (Sunday = 0, Saturday = 6)			

[●]³ Refer to the MELSECNET/10 manual for QnA network systems for further details.


^{• &}lt;sup>4</sup> Refer to the manual of the according special function module reading data for further details.

Functions Reading data from special function modules in remote I/O stations

ZNFR Read instruction

The ZNFR instruction reads data stored in the buffer memory of a special function module in a remote I/O station connected to the MELSECNET/10. The remote I/O station is specified in the control data. The data read from the module is stored from s2 onwards in the host station.

After the completion of the operation the device specified in d is set.



¹ Host station/ master station

The read operation of a remote I/O station can only be executed via a network module connected to the same network as the remote I/O station connected to the MELSECNET/10.

The ZNFR instruction cannot be executed from more than one location simultaneously by one special function module. At simultaneous execution of the instruction from two or more locations a handshake between the two active stations prevents from execution of further ZNFR instructions.

The interlock signal sent during the execution of the ZNFR instruction contains

- Read/ write request signals
- Read/ write completion signals
- Host station completion device (d)
- Status display of the operation completion (completion of an errorfree of faulty transmission) (d+1).

The signals and devices are described below:

Read/ write request signals

This signal is set with the execution of the dedicated data link instructions of the QnA series. The signal is reset with the next END processing within the scan the read/ write operations are completed in.

Read/ write completion signals

This signal is set with the execution of the dedicated data link instructions of the QnA series. The signal is reset with the next END processing within the scan the read/ write operations are completed in.

Host station completion device

This device is set with the processing of the END instruction within the scan the ZNFR instruction is completed in. The device is reset with the next END processing.

² Network module (host station/ master station)

³ Remote I/O station (object station)

⁴ Special function module (object station/ remote I/O station)


Status display of the operation completion

This device is set depending on the completion result of the instruction.

Remains reset for a normal (errorfree) transmission.

For the completion of a faulty transmission this device is set with the END instruction within the program scan the ZNFR instruction was completed in. The device is reset with the next END processing.

The following figure shows the operations of the host station during the execution of a ZNFR instruction:



¹ END processing

The link registers in s2 are set via network parameters "M \leftarrow R (to master station from remote I/O station" and are allocated within the range specified via the link refresh parameters.

² Execution of the ZNFR instruction

³ Completion of the operation

⁴ Program of the host station

⁵ ZNFR instruction

⁶ Read/ write request signal

⁷ After execution of the dedicated data link instruction of the Q series

⁸ Completion of read/ write operation

⁹ Host station completion device set after completion of the operation (d)

¹⁰Status display of the operation completion (d+1)

¹¹Completion of a faulty transmission

¹²Completion of an errorfree transmission

¹³One scan

The execution of the ZNFR instruction requires link relays and link registers to be used by the operating system. The number of link relays and link registers used by the operating system for the according special function module is as follows:

For $M \to R$ (from master station to remote I/O station):

Link relays = 4, link registers = 4

For $M \leftarrow R$ (to master station from remote I/O station):

Link relays = 4, link registers = 4

Operation Errors

In the following cases an operation error occurs and the error flag is set:


- The control data contents exceed the setting range (error code 4100).
- The network with the number specified in Jn is not connected to the station (error code 4102).
- The module with the I/O address specified in Un is not a network module (error code 2111).

Program Example

JP.ZNFR

With leading edge from X10, the following program reads the addresses 6 through 9 of the buffer memory in a special function module of an I/O station. The read data is stored in the link registers W108 through W10B. Further details on the I/O station and applied MOV instructions are given in the table below:

Device/Instruction	Meaning/Function
I/O station	1R1
Network of I/O station	3
Special function module	1
MOV instruction	Sets the clock data
2. MOV instruction	Sets the first address in the buffer memory (6)
3. MOV instruction	Sets the number of I/O station
4. MOV instruction	Sets the position of the special function module in sequence
5. MOV instruction	Sets the length of data to be read



NOTE

This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

8.6.9 **ZNTO**

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	

Devices MELSEC Q

	Usable Devices										
	Internal (Systen	Devices 1, User)	File	MELSE(Direct		Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn K, H (I	K, H (16#)			
s1	_	•	•			_		1	_		
s2	_	● ¹	_	_	_	_	_	_	_	_	9
d	•	_	_	_	_	_	_	_	_		

¹ Link registers only

GX IEC Developer



Variables

Set Data	Manuing	Data Type		
Set Data	Meaning	MELSEC	IEC	
Jn	Network number for host station. ●¹	BIN 16-bit	ANY16	
Un	Head I/O number for network unit of host station. ●²	ווא וס-טונ	ANTIO	
s1	First number of device storing control data.	Device	Array [116] of ANY16	
s2	First number of link register (W) in the host station storing the data to be written.	number	ANY16	
d	Device set ON for 1 scan after completion of instruction.	Bit	BOOL	

NOTE

- ●¹ The network number for the host station must range within 1 and 239. The network with the number 254 is configured via settings for access of other stations to the active station.
- ●² The head I/O number of the network unit for the host station must range within 0 and FEH. Note, that the compiler expects a hexadecimal number for Un. A decimal number will be converted into a hexadecimal value automatically.

Overview of devices for control data

Device	Meaning	Function	Value Range	Set by	
	Execution mode	Confirmation of transmission completion is set (Bit 0 (b0) = 1, fixed)			
(s1)+0 Array_s1[1]	Error completion mode	Stores clock data setting when error processing is completed: - No storage of clock data, Bit 7 (b7) = 0 - Storage of clock data, Bit 7 (b7) = 1 (clock data from (s1)+11 (Array_s1[12) onwards)	0001н 0081н	User	
(s1)+1 Array_s1[2]	Completion status of instruction execution	Status at completion of instruction is stored: 0 = no errors (normal completion) < > 0 = error code ●³		System	
(s1)+2 Array_s1[3]	Dummy	Not used		_	
(s1)+3 Array_s1[4]	Buffer memory address	Sets the first number in buffer memory.	• ⁴	User	
(s1)+4 Array_s1[5]	Dummy	Not used	_	_	
(s1)+5 Array_s1[6]	Number for object station.	Sets number for object station.	1 to 64	User	
(s1)+6 Array_s1[7]	Position of special function module	Sets the position of the special function module within the series of special function modules installed at the object station.	_	User	
(s1)+7 Array_s1[8]	Dummy	Not used	ı	_	
(s1)+8 Array_s1[9]	Dummy	Not used		_	
(s1)+9 Array_s1[10]	Length of data	Sets the number of data to be written.	1 to 256	User	
(s1)+10 Array_s1[11]	Dummy	Not used	_	_	
(s1)+11 Array_s1[12]	Clock set flag (set on error only)	Stores clock data enable/disable status set in (s1)+0 (Array_s1[1]): - Clock data storage disabled = 0 - Clock data storage enabled = 1	Ι	System	
(s1)+12 Array_s1[13]		Upper byte = Year (0 to 99) Lower byte = Month (1 to 12)			
(s1)+13 Array_s1[14]	Clock data	Upper byte = Day (1 to 31) Lower byte = Hour (0 to 23)			
(s1)+14 Array_s1[15]	(set on error only)	Upper byte = Minute (0 to 59) Lower byte = Second (0 to 59)	_	System	
(s1)+15 Array_s1[16]		Upper byte = 00H Lower byte = Day of week (0 to 6) (Sunday = 0, Saturday = 6)			

[●] Refer to the MELSECNET/10 manual for QnA network systems for further details.

^{• &}lt;sup>4</sup> Refer to the manual of the according special function module reading data for further details.


Functions

Writing data to special function modules in remote I/O stations

ZNTO Write instruction

The ZNTO instruction writes data stored in the host station from s2 onwards to the buffer memory of a special function module in a remote I/O station connected to the MELSECNET/10. The remote I/O station is specified in the control data.

After the completion of the operation the device specified in d is set.



¹ Host station/ master station

The write operation can only be executed by a master station connected to the MELSECNET/ 10 to a remote I/O station connected to the same network.

The ZNTO instruction cannot be executed from more than one location simultaneously by one special function module. At simultaneous execution of the instruction from two or more locations a handshake between the two active stations prevents from execution of further ZNTO instructions.

The interlock signal sent during the execution of the ZNTO instruction contains

- Read/ write request signals
- Read/ write completion signals
- Host station completion device (d)
- Status display of the operation completion (completion of an errorfree of faulty transmission) (d+1).

The signals and devices are described below:

Read/ write request signals

This signal is set with the execution of the dedicated data link instructions of the QnA series. The signal is reset with the next END processing within the scan the read/ write operations are completed in.

Read/ write completion signals

This signal is set with the execution of the dedicated data link instructions of the QnA series. The signal is reset with the next END processing within the scan the read/ write operations are completed in.

Host station completion device

This device is set with the processing of the END instruction within the scan the ZNTO instruction is completed in. The device is reset with the next END processing.

² Network module (host station/ master station)

³ Remote I/O station (object station)

⁴ Special function module (object station/ remote I/O station)


Status display of the operation completion

This device is set depending on the completion result of the instruction.

Remains reset for a normal (errorfree) transmission.

For the completion of a faulty transmission this device is set with the END instruction within the program scan the ZNTO instruction was completed in. The device is reset with the next END processing.

The following figure shows the operations of the host station during the execution of a ZNTO instruction:



¹ END processing

The link registers in s2 are set via network parameters "M \leftarrow R (to master station from remote I/O station" and are allocated within the range specified via the link refresh parameters.

² Execution of the ZNTO instruction

³ Completion of the operation

⁴ Program of the host station

⁵ ZNTO instruction

⁶ Read/ write request signal

⁷ After execution of the dedicated data link instruction of the QnA series

⁸ Completion of read/ write operation

⁹ Host station completion device set after completion of the operation (d)

¹⁰Status display of the operation completion (d+1)

¹¹Completion of a faulty transmission

¹²Completion of an errorfree transmission

¹³One scan

The execution of the ZNTO instruction requires link relays and link registers to be used by the operating system. The number of link relays and link registers used by the operating system for the according special function module is as follows:

For M \rightarrow R (from master station to remote I/O station): Link relays = 4, link registers = 4

For M \leftarrow R (to master station from remote I/O station): Link relays = 4, link registers = 4

Operation Errors

In the following cases an operation error occurs and the error flag is set:


- The control data contents exceed the setting range (error code 4100).
- The network with the number specified in Jn is not connected to the station (error code 4102).
- The module with the I/O address specified in Un is not a network module (error code 2111).

Program Example

JP.ZNTO

With leading edge from X10, the following program writes data to the addresses 10 through 12 of the buffer memory in a special function module of an I/O station. The data to be written is stored in the host station in the link registers W18 through W1A. Further details on the I/O station and applied MOV instructions are given in the table below:

Device/Instruction	Meaning/Function
I/O station	1R2
Network of I/O station	3
Special function module	2
MOV instruction	Sets the clock data
2. MOV instruction	Sets the first address in the buffer memory (10)
3. MOV instruction	Sets the number of I/O station
4. MOV instruction	Sets the position of the special function module in sequence
5. MOV instruction	Sets the length of data to be read
6. MOV instruction	Writes the data to the link registers W18 through W1A
7. MOV instruction	
8. MOV instruction	



NOTE

This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

8.7 A series compatible data link instructions

These instructions support the data communication among stations with QnA CPUs, among stations with QnA CPUs and ACPUs, as well as among QnA CPUs or ACPUs and remote I/O stations within MELSECNET and MELSECNET/10. The following table gives an overview of these instructions:

	MELSEC	MELSEC	Designated	Station in MEL	SECNET/10	
Function	Instruction in MELSEC Editor	Instruction in IEC Editor	QnA CPU	ACPU	Remote I/O Station	MELSECNET
Read QnA data from object stations	J.ZNRD	ZNRD_J_M				
in object networks	JP.ZNRD	ZNRD_JP_M	•	•	_	_
Read data from local stations	J.ZNRD	ZNRD_J_M				
(master stations only)	JP.ZNRD	ZNRD_JP_M	_			•
Write QnA data	J.ZNWR	ZNWR_J_M				
to object stations in object networks	JP.ZNWR	ZNWR_JP_M	•	•	_	_
Write data to local stations	J.ZNWR	ZNWR_J_M				
(master stations only)	JP.ZNWR	ZNWR_JP_M	_			•
A series only: Read data		LRDP_M				
from local stations	LRDP	LRDP_MD	_	_	_	•
(master stations only)		LRDP_P_MD				
A series only: Write data		LWTP_M				
to local stations	LWTP	LWTP_MD	_	_	_	•
(master stations only)		LWTP_M_MD				
Read data from	DEDD/	RFRP_U_M				
special function modules in remote I/O stations	RFRP/ G.RFRP	RFRP_UP_M	_	_	_	•
Write data to	DTOD	RTOP_U_M				
special function modules in remote I/O stations.	RTOP G.RTOP	RTOP_UP_M	_	_	_	•

8.7.1 ZNRD

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	

Devices MELSEC Q

				l	Jsable Dev	ices						
		Devices 1, User)	File		CNET/10 J_N_	Special Function Module	Index Register	Constant	Other	Error Flag	Number of steps	
	Bit	Word	Register	Bit	Word	U□\G□	Žn	K, H (16#)				
n1	•	•	•	_	_	_	_	•	_			
s	_	● ¹	_	_	_	_	_	_	_			
d1	_	•	•	_	_	_	_	_	_	SM0	12	
n2	•	•	•	_	_	_	_	•	_			
d2	•	•	•	_	_	_	_	_	_			

¹ T, C, D, and W only

GX IEC Developer



Variables

Set Data	Meaning	Data Type
Jn	Network number for host station. ●¹	
n1	Number of object station.	
s	First device of station storing data to be read.	BIN 16-bit
d1	First device of host station storing read data.	
n2	Receive data length.	
d2	Device set ON for 1 scan after completion of instruction.	Bit

NOTE


•¹ Specify J0 for the instruction applied in MELSECNET(I/II/B).

Functions Reading data from other stations

ZNRD Read instruction

The ZNRD instruction reads the number of data words specified by n2 and stored in the object station in the MELSECNET/10. The station number is specified in n1. The network number is stored in Jn. The read data is stored from d1 onwards in the host station.

After the completion of the operation the device specified in d2 is set.



¹ Host station

The read operation can only be executed with an object station connected to the same MELSECNET/10 network as the host station.

The read operation from a local station can only be executed with a master station connected to the MELSECNET network.

The network number Jn can be designated between 1 and 239. The designation of network number 0 (J0) is similar to the designation in the MELSECNET system.

In the MELSECNET system the number of the object network (Jn) is fixed to 0 (J0). The object network numbers (Jn) 1 to 239 are used in the MELSECNET/10.

The station number n1 may range from 1 to 64.

In the MELSECNET/B system the station number may range from 1 to 31.

The receive data length n2 (number of data words) may range from 1 to 230.

Read operations from other stations via ZNRD instruction can be performed by stations with AnU CPUs and QnA CPUs equally.

The data link instructions cannot be executed from several locations simultaneously with common access to the same channel. A simultaneous execution from two or more locations is prevented through a handshake of the two active stations.

Both, host and object station use channel 1 of the network module for the execution of the ZNRD instruction. For the execution of multiple ZNRD instructions channel 1 is accessed several times whereas channel 1 of the network module can only be used once for one instruction. In order to prevent the execution of several simultaneous instructions an interlock should be established through the read/write request signal and the operation completion device.

² Object station

³ Network module

⁴ Channel 1

⁵ Channel 8

The execution and the completion of the ZNRD instruction is indicated via the communications directive flag (SB30) and the host station completion device (d2) as follows:


Communications directive flag

This flag is set during the execution of the ZNRD instruction. The flag is reset with the execution of the END instruction during the program scan the read operation was completed in.

Host station completion device

This device is set with the execution of the END instruction within the program scan the operation was completed in. The device is reset with the next END processing.

The following figure shows the operations of the host station during the execution of a ZNRD instruction:



¹ END processing

The execution status and the completion status (normal, not normal) of the ZNRD instruction is indicated by the operation completion register of the ZNRD instruction (SW31) as follows:

For an errorfree (normal) completion of the operation the contents of register SW31 are 0.

For a faulty (not normal) completion of the operation the corresponding error code is stored in register SW31.

NOTE Refer to the MELSECNET/10 manual for QnA network systems for further details.

² Execution of the ZNRD instruction

³ Completion of the operation

⁴ Program of the host station

⁵ ZNRD instruction

⁶ Communications directive flag (SB30)

⁷ Host station completion device set after completion of the operation (d2)

⁸ One scan

Operation Errors


In the following cases an operation error occurs and the error flag is set:

- The receive data length specified by n2 exceeds the relevant storage device range of s1 (error code 4101).
- The network with the number specified by Jn does not exist (error code 4102).
- The station with the number specified by n1 does not exist (error code 4102).
- The receive data length specified by n2 does not range within 1 and 230 (error code 4100).

Program Example

JP.ZNRD

With leading edge from X0 the following program reads data from the registers D10 through D14 in station number 4. The read data is stored in the registers D200 through D204 in the host station. The host station and the object station are connected to network number 1.



8.7.2 ZNWR

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	

Devices MELSEC Q

				ι	Jsable Dev	ices					
	Internal Devices (System, User)		File		CNET/10 J_N_	Special Function Module	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	U□\G□	Žn	K, H (16#)			
n1	•	•	•	_	_	_	_	•	_		
d1	_	● ¹	_	_	_	_	_	_	_		
s	_	•	•			_		1	1	SM0	12
n2	_	•	•	_	_	_	_	•	_		
d2	•	•	•	_	_	_	_		_		

¹ T, C, D, and W only

GX IEC Developer



Variables

Set Data	Meaning	Data Type
Jn	Network number for host station.	
n1	Number of object station.	
d1	First device of object station data is written to.	BIN 16-bit
S	First device of host station storing data to be written.	
n2	Send data length.	
d2	Device set ON for 1 scan after completion of instruction.	Bit

NOTE


•¹ Specify J0 for the instruction applied in MELSECNET(I/II/B).

Functions Writing data to other stations

ZNWR Write instruction

The ZNWR instruction writes the number of data words specified by n2 and stored in s in the host station to an object station in the MELSECNET/10. The object station number is specified in n1. The network number is specified in Jn.

After the completion of the operation the device specified in d2 is set.



¹ Host station

The write operation can only be executed with an object station connected to the same MELSECNET/10 network as the host station.

The write operation from a local station can only be executed with a master station connected to the MELSECNET network.

The network number Jn can be designated between 1 and 239. The designation of network number 0 (J0) is similar to the designation in the MELSECNET system.

In the MELSECNET system the number of the object network (Jn) is fixed to 0 (J0). The object network numbers (Jn) 1 to 239 are used in the MELSECNET/10.

The station number n1 may range from 1 to 64.

In the MELSECNET/B system the station number may range from 1 to 31.

The send data length n2 (number of data words) may range from 1 to 230.

Write operations from other stations via ZNWR instruction can be performed by stations with AnU CPUs and QnA CPUs equally.

Both, host and object station use channel 2 of the network module for the execution of the ZNWR instruction. For the execution of multiple ZNWR instructions channel 2 is accessed several times whereas channel 2 of the network module can only be used once for one instruction. In order to prevent the execution of several simultaneous instructions an interlock should be established through the read/write request signal and the operation completion device.

² Object station

³ Network module

⁴ Channel 1

⁵ Channel 2

⁶ Channel 8

The execution and the completion of the ZNWR instruction is indicated via the communications directive flag (SB32) and the host station completion device (d2) as follows:


Communications directive flag

This flag is set during the execution of the ZNWR instruction. The flag is reset with the execution of the END instruction during the program scan the read operation was completed in.

Host station completion device

This device is set with the execution of the END instruction within the program scan the operation was completed in. The device is reset with the next END processing.

The following figure shows the operations of the host station during the execution of a ZNWR instruction:



¹ END processing

The execution status and the completion status (normal, not normal) of the ZNWR instruction is indicated by the operation completion register of the ZNWR instruction (SW33) as follows:

For an errorfree (normal) completion of the operation the contents of register SW33 are 0.

For a faulty (not normal) completion of the operation the corresponding error code is stored in register SW33.

NOTE Refer to the MELSECNET/10 manual for QnA network systems for further details.

² Execution of the ZNWR instruction

³ Completion of the operation

⁴ Program of the host station

⁵ ZNWR instruction

⁶ Communications directive flag (SB32)

⁷ Host station completion device set after completion of the operation (d2)

⁸ One scan

Operation Errors


In the following cases an operation error occurs and the error flag is set:

- The send data length specified by n2 exceeds the relevant storage device range of s1 (error code 4101).
- The network with the number specified by Jn does not exist (error code 4102).
- The station with the number specified by n1 does not exist (error code 4102).
- The send data length specified by n2 does not range within 1 and 230 (error code 4100).

Program Example

JP.ZNWR

With leading edge from X0 the following program writes data from the registers D300 through D303 from the host station to the registers D50 through D53 in station number 3. The host station and the object station are connected to network number 1.



8.7.3 LRDP

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•		

Devices MELSEC A

	Usable Devices											tion	sda		Carry	Error										
			Bit I	Devi	ices				١	Nord	l De	vice	s (1	6-bit	i)		Con	stant	Poi	nter	Level	designation	of St	Index	Flag	Flag
	X	Y	M	L	s	В	F	Т	С	D	w	R	A0	A 1	Z	V	K	H (16#)	Р	ı	N	Digit de:	Number of steps	ın	M9012	M9010 M9011
n1																	•	•								
s								•	•	•	•												11			
d								•	•	•	•												●¹			
n2																	•	•								

¹ Refer to section "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.

GX IEC Developer



Variables

Set Data	Meaning	Data Type
n1	Number of local station.	
s	Initial address of the data area in the local station to be read.	BIN 16-bit
d	Address area of master station storing the read data.	BIIN 10-DIL
n2	Receive data length.	


Functions Reading data from a local station

LRDP Read instruction

The LRDP instruction reads data from a local station and stores it in a specified address area of the master station. The initial address of the data area to be read is specified by s. The number of data (1 to 32) is specified by n2. The number of the local station is specified in n1. The address area of the master station storing the read data is specified by d.

During the execution of the LRDP instruction the special relay M9200 in the master station is set. After completion of the instruction M9201 is set. Both special relays remain set after execution of the instruction. They must be reset through the sequence program.

Two or more LRDP instructions cannot be executed simultaneously. The LRDP instruction even cannot access a local station via an LWTP instruction at the same time.



NOTE

The special relays M9200, M9201, M9202, and 9203 should be programmed as interlock and input condition for the LRDP or LWTP instruction to ensure that no other LRDP or LWTP instruction can be executed.

The execution result of the LRDP instruction is returned through the data value in D9200 (see table below):

Data Value	
LRDP D9200	Meaning
0	Errorfree completion of instruction.
2	Operation error due to invalid addressing: The addresses in s and d exceed the relevant storage device range. The value in n1 exceeds the range of 1 to 64. The value in n2 exceeds the range of 1 to 32.
3	The addressed local station is offline and not accessible
4	There is no local station at the specified station number (error processing).

The following figure shows an interlock of the LRDP instruction:

```
M9200 M3201 M9202 M9203 LRDP_M EN EN0 D3 s d D99 3 n1^6 6 n2^4
```

Operation Errors

In the following cases an operation error occurs and the error flag is set:

- There is no local station at the number specified by n1 or the specified number exceeds the range of 1 to 64.
- The addresses in s and d exceed the relevant storage device range.
- The number of data specified by n2 exceeds the range of 1 to 32.
- The LRDP instruction is executed in the program of a local station.


NOTE

If the CPU does not support data link operations or is set offline, the LRDP instruction will not be executed. No operation error occurs. However, M9200 is set.

Program Example

LRDP

The following program reads data from D3 through D8 in the local station 3 and stores it in D99 through D104 in the master station. After switching X3 ON M0 is set and the LRDP instruction is executed. With the beginning data transfer M9200 is set. When the transfer is completed, M9201 is set. The LRDP instruction will not be executed, if another LRDP or LWTP instruction is already executed. After completion of the transfer (M9201 is set) in the further course of the program M0, M9200, and M9201 are reset.



¹ One single execution

The contact corresponding to M1 should be converted into a pulse. Otherwise the LRDP instruction would not be executed completely.

The contact corresponding to M0 should be set via a SET instruction. If an OUT or PLS instruction is programmed instead of the SET instruction, errors might occur with the execution of the LRDP instruction.

In order to prevent the simultaneous execution of two LRDP instructions an interlock must be established through the special relays M9200 and M9201.

If within the same program a local station is accessed via an LWTP instruction the special relays M9202 and M9203 must be programmed as an interlock in addition.

8.7.4 LWTP

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•		

Devices MELSEC A

		Usable Devices																ıtion	eps		Carry	Error				
	Bit Devices							Word Devices (16-bit)								Constant Pointer Level		designation	of St	Jex	Flag	Flag				
	X	Y	M	L	s	В	F	Т	С	D	w	R	AO	A1	z	٧	K	H (16#)	Р	I	N	Digit des	Number of steps	Pul	M9012	M9010 M9011
n1																	•	•								
d								•	•	•	•												11			
s								•	•	•	•												● ¹	•		•
n2																	•	•								

¹ Refer to section "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.

GX IEC Developer



Variables

Set Data	Meaning	Data Type
n1	Number of local station.	
d	Address area of local station to be written to.	BIN 16-bit
S	Initial address of the data area in the master station to be written.	BIN 10-DIL
n2	Send data length.	


Functions Writing data to a local station

LWTP Write instruction

The LWTP instruction writes data from a master station to a specified address area in a local station. The initial address of the data area to be written is specified by s. The number of data (1 to 32) is specified by n2. The number of the local station is specified by n1. The address area of the local station to be written to is specified by d.

During the execution of the LWTP instruction the special relay M9202 in the master station is set. After completion of the instruction M9203 is set. Both special relays remain set after execution of the instruction. They must be reset through the sequence program.

Two or more LWTP instructions cannot be executed simultaneously. The LWTP instruction even cannot access a local station via an LRDP instruction at the same time.



¹ Master station

² Local station (n1)

NOTE

The special relays M9200, M9201, M9202, and 9203 should be programmed as interlock and input condition for the LRDP or LWTP instruction to ensure that no other LRDP or LWTP instruction can be executed.

The execution result of the LWTP instruction is returned through the data value in D9001 (see table below):

Data Value	
LWTP D9201	Meaning
0	Errorfree completion of instruction.
2	Operation error due to invalid addressing: The addresses in s and d exceed the relevant storage device range. The value in n1 exceeds the range of 1 to 64. The value in n2 exceeds the range of 1 to 32.
3	The addressed local station is offline and not accessible
4	There is no local station at the specified station number (error processing).

The following figure shows an interlock of the LWTP instruction:

```
M9202 M9203 M9200 M9201 LW/TP_M EN EN D3 s d D99
3 - n1^ 6 - n2^
```

Operation Errors

In the following cases an operation error occurs and the error flag is set:

- There is no local station at the number specified by n1 or the specified number exceeds the range of 1 to 64.
- The addresses in s and d exceed the relevant storage device range.
- The number of data specified by n2 exceeds the range of 1 to 32.
- The LWTP instruction is executed in the program of a local station.


NOTE

If the CPU does not support data link operations or is set offline, the LWTP instruction will not be executed. No operation error occurs. However, M9202 is set.

Program Example

LWTP

The following program writes data from D99 through D104 in the master station to D3 through D8 in the local station 3. After switching X3 ON M0 is set and the LWTP instruction is executed. With the beginning data transfer M9202 is set. When the transfer is completed, M9203 is set. The LWTP instruction will not be executed, if another LWTP or LRDP instruction is already executed. After completion of the transfer in the further course of the program M0, M9202, and M9203 are reset.



¹ One single execution

NOTE

The contact corresponding to M1 should be converted into a pulse. Otherwise the LWTP instruction would not be executed completely.

The contact corresponding to M0 should be set via a SET instruction. If an OUT or PLS instruction is programmed instead of the SET instruction, errors might occur with the execution of the LWTP instruction.

In order to prevent the simultaneous execution of two LWTP instructions an interlock must be established through the special relays M9202 and M9203.

If within the same program a local station is accessed via an LRDP instruction the special relays M9200 and M9201 must be programmed as an interlock in addition.

8.7.5 RFRP

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•	•	

Devices MELSEC A

		Usable Devices																ıtion	of steps		Carry	Error				
	Bit Devices							Word Devices (16-bit)							Constant Pointer Leve		Level	designation	r of s	Index	Flag	Flag				
	X	Y	M	L	s	В	F	Т	С	D	w	R	AO	A1	z	٧	K	H (16#)	Р	I	N	Digit de: Number	Number	Ē	M9012	M9010 M9011
n1																	•	•								
n2																	•	•					11			
d											•												● ¹	•		•
n3																	•	•								


¹ Refer to section "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.

Devices MELSEC Q


				Usable Devices												
	Internal Devices (System, User)		File		NET/10 J_N_	Special Function	Index Register	Constant	Other	Error Flag	Number of steps					
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)								
n1	•	•	•	_	_	_	_	•	_							
d1	_	● ¹	_	_	_	_	_		_	SM0	9					
n2	•	•	•	_	_	_	_	•	_	SIVIU	9					
d2	•	•	•	_	_	_	_	_	_							

¹ Link registers only

A series GX IEC Developer



QnA series GX IEC Developer



Variables

Set Data	l				
A series	QnA series	Meaning	Data Type		
n1	Un	Head I/O number for special function module in the remote I/O station. ●1	BIN 16-bit		
n2	n1	First number of buffer memory in special function module storing data to be read.			
d	d1	First number of link register in the host station storing read data.	Device number		
n3	n2	Receive data length.	BIN 16-bit		
	d2	Device set ON for 1 scan after completion of instruction.	Bit		

NOTE

●¹ The head I/O number of the network unit for the host station must range within 0 and FEH. Note, that the compiler expects a hexadecimal number for Un. A decimal number will be converted into a hexadecimal value automatically.


Functions Reading data from a remote station

RFRP Read instruction

The RFRP instruction reads data from the buffer memory in a special function module in a remote station connected to the MELSECNET.

The number of data words to be read is specified by n2 (A series = n3). The address area in the buffer memory is specified by n1 onwards (A series = n2). The I/O number of the connected special function module is specified by Un (A series = n1). The read data is stored in the link register specified by d1 onwards (A series = n1) in the master station.

After the completion of the read operation in the remote I/O station the device specified in d2 is set (Q series only).



¹ Host station (master station)


NOTE

Even if only a read operation is executed the address area in the link registers in d1 (A series = d) must range within the MELSECNET parameterization of the remote and master station.

In the following the I/O numbers of the special function modules for the QnA series are described. These specifications are valid for the A series as well except for the value n which has to be replaced by n1 (e.g. QnA series = $Y(n+E) \Rightarrow A$ series = Y(n+E)).

During the execution of the RFRP instruction the output Y(n+E) is set. X(n+1E) will be set as soon as the instruction is completed. Y(n+E) remains set after the execution completion and therefore has to be reset by the sequence program. The addressing applies automatically and must not be changed.

Read operations from remote I/O stations can be performed by a master station connected to the MELSECNET.



- ¹ Station, executing the RFRP instruction (master station)
- ² Read operation of the data from the special function module
- ³ Remote I/O station

If the RFRP instruction cannot be executed due to an error in the addressed special function module, X(n+1D) will be set. In this case the according module should be checked. X(n+1D) is reset once Y(n+D) is set.

² Data link module

³ Special function module (Object station/remote I/O station)

The head I/O number of special function modules specified by Un in 4-digit format is stored in the upper 3 places. For example, the addresses X/Y0200 are specified 20 (QnA series only).

NOTE


Refer to the manual for the corresponding special function module for further information on the valid address range of the buffer memory in special function modules specified by n1 (A series = n2).

The receive data length (number of data words) specified by n2 (A series = n3) may range from 1 to 16.

The address area of the link register in d1(A series = d) must range within the link parameter range of the remote and the master station.

The range of the link register Wxxx between master and remote station must be differentiated precisely. The number of link register addresses used by the operating system equals the number of special function modules contained in the remote stations of a network. The range available for data storage is the parameter range minus the link register addresses used by the operating system.

The example illustrated below shows the different areas of a link register. The area between master and remote station is specified W050 through W118 (A series = W09F) in the parameters. In this area 2 special function modules are allocated so the first two link registers W50 and W51 (2 addresses) are engaged by the operating system of the CPU. The available area for data storage therefore ranges from W52 to W118 (A series = W09F).



¹Range engaged by link parameters

²Used by the system

³Number of registers for the corresponding number of special function modules

⁴Range available for programming


The RFRP and RTOP instructions cannot be executed from several locations simultaneously by the same special function module. A simultaneous execution from two or more locations is prevented through a handshake of the two active stations.

The inputs and outputs X(n+1E) and Y(n+E) should be programmed as interlock to ensure that no other RFRP or RTOP instruction can be executed.

The host station completion device (d2) is set with the execution of the END instruction within the program scan the read operation was completed in. The device is reset with the next END processing (QnA series only).

The MELSEC A series supplies numerous special registers for data transfer in the MELSEC-NET that register various communication states. For example, the status of the remote I/O stations is registered through the special registers D9228 through D9231. Parameter access is evaluated through the special registers M9224 through M9227 (A series only).

The following figure shows the operations of the host station during the execution of an RFRP instruction:



- ¹ END processing
- ² Execution of the RFRP instruction
- ³ Completion of the operation
- ⁴ Program of the host station
- ⁵ RFRP instruction
- ⁶ Host station completion device set after completion of the operation (d2) (QnA series only)
- ⁷ One scan

Operation Errors

In the following cases an operation error occurs and the error flag is set:


- The I/O number specified by Un (A series = n1) is not that of a remote I/O station (QnA series = error code 4102).
- The I/O number specified by n1 (A series = n2) is not the head I/O number of a special function module (QnA series = error code 4102).
- The number of addresses specified by n2 (A series = n3) exceeds the address range specified from d1 onwards (A series = d, W0 through W3FF) (QnA series = error code 4101).
- The network specified by Un (A series = n1) does not exist (error code 2413).
- The value specified for n2 (A series = n3) exceeds the range of 1 to 16 (error code 4100).

Program Example

RFRP (A series)

The following program reads data from 10 successive addresses beginning at address 10 from a special function module (e.g. A68AD). The module is located at the second remote station. The addresses range from 140 through 15F. The read data is stored in the link registers W52 through W61 in the master station.

After switching X3 ON M0 is set and the RFRP instruction is executed. With the beginning data transfer Y(n1+E) = Y14E is set. When the data transfer is completed X(n1+1E) = X15E is set. The RFRP instruction is not executed, if another RFRP or RTOP instruction is already executed.



¹ One single execution

NOTE

The contact corresponding to M1 should be converted into a pulse. Otherwise the RFRP instruction would not be executed completely.

The contact corresponding to M0 should be set via a SET instruction. If an OUT or PLS instruction is programmed instead of the SET instruction, errors might occur with the execution of the RFRP instruction.

In order to prevent the simultaneous execution of two RFRP instructions an interlock must be established through the output Y14E and the input X15E.

If within the same program this station is accessed via an RTOP instruction the output Y14F and the input X15F must be programmed as an interlock in addition.

8.7.6 RTOP

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•	•	

Devices MELSEC A

										Us	able	e De	vice	s								ıtion	eps		Carry	Error
			Bit I	Devi	ces				١	Vord	l De	vice	s (1	6-bit	i)		Con	stant	Poi	nter	Level	designation	of St	Index	Flag	Flag
	X	Y	M	L	s	В	F	Т	С	D	w	R	AO	A 1	z	٧	K	H (16#)	Р	ı	N	Digit de:	Number of steps	<u>n</u>	M9012	M9010 M9011
n1																	•	•								
n2																	•	•					11			
s											•												● ¹	•		•
n3																	•	•								


¹ Refer to section "Programming an AnA, AnAS, and AnU CPU" in this manual for the according number of steps.

Devices MELSEC Q


				Į	Jsable Dev	ices					
		Devices 1, User)	File		NET/10 J□N□	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)			
n1	•	•	•			_		•	_		
s	_	● ¹	_	_	_	_			_	SM0	9
n2	•	•	•			_			_	SIVIU	9
d	•	•	•	_	_	_	_	•			

¹ Link registers only

A series GX IEC Developer



QnA series GX IEC Developer



Variables

Set Data	1		
A series	QnA series Meaning		Data Type
n1	Un	Head I/O number for special function module in the remote I/O station. ●¹	BIN 16-bit
n2	n1	First number of buffer memory in special function module storing written data.	ווע-טונ
s	s	First number of link register in the host station storing data to be written.	Device number
n3	n2	Send data length.	BIN 16-bit
	d	Device set ON for 1 scan after completion of instruction.	Bit

NOTE

●¹ The head I/O number of the network unit for the host station must range within 0 and FEH. Note, that the compiler expects a hexadecimal number for Un. A decimal number will be converted into a hexadecimal value automatically.


Functions Writing data to a remote station

RTOP Write instruction

The RTOP instruction writes data to the buffer memory in a special function module in a remote station connected to the MELSECNET.

The number of data words to be written is specified by n2 (A series = n3). The address area in the buffer memory is specified by n1 onwards (A series = n2). The I/O number of the connected special function module is specified by Un (A series = n1). The data to be written is stored in the link register specified by s in the master station.

After the completion of the write operation in the remote I/O station the device specified in d is set (QnA series only).



¹ Host station (master station)


NOTE

Even if only a write operation is executed the address area in the link registers in s must range within the MELSECNET parameterization of the remote and master station.

In the following the I/O numbers of the special function modules for the QnA series are described. These specifications are valid for the A series as well except for the value n which has to be replaced by n1 (e.g. QnA series = $Y(n+F) \Rightarrow A$ series = Y(n+F)).

During the execution of the RTOP instruction the output Y(n+F) is set. X(n+1F) will be set as soon as the instruction is completed. Y(n+F) remains set after the execution completion and therefore has to be reset by the sequence program. The addressing applies automatically and must not be changed.

Write operations to remote I/O stations can be performed by a master station connected to the MELSECNET.



¹Station, executing the RTOP instruction (master station)

If the RTOP instruction cannot be executed due to an error in the addressed special function module, X(n+1D) will be set. In this case the according module should be checked. X(n+1D) is reset once Y(n+D) is set.

² Data link module

³ Special function module (object station/remote I/O station)

² Write operation of the data to the special function module

³ Remote I/O station

The head I/O number of special function modules specified by Un in 4-digit format is stored in the upper 3 places. For example, the addresses X/Y0200 are specified 20 (QnA series only).


NOTE

Refer to the manual for the corresponding special function module for further information on the valid address range of the buffer memory in special function modules specified by n1 (A series = n2).

The send data length (number of data words) specified by n2 (A series = n3) may range from 1 to 16.

The range of the link register Wxxx between master and remote station must be differentiated precisely. The number of link register addresses used by the operating system equals the number of special function modules contained in the remote stations of a network. The range available for data storage is the parameter range minus the link register addresses used by the operating system.

The example illustrated below shows the different areas of a link register. The area between master and remote station is specified W050 through W118 (A series = W09F) in the parameters. In this area 2 special function modules are allocated so the first two link registers W50 and W51 (2 addresses) are engaged by the operating system of the CPU. The available area for data storage therefore ranges from W52 to W118 (A series = W09F).



¹Range engaged by link parameters

²Used by the system

³Number of registers for the corresponding number of special function modules

⁴Range available for programming


The RTOP and RFRP instructions cannot be executed from several locations simultaneously by the same special function module. A simultaneous execution from two or more locations is prevented through a handshake of the two active stations.

The inputs and outputs X(n+1F) and Y(n+F) should be programmed as interlock to ensure that no other RTOP or RFRP instruction can be executed.

The host station completion device (d) is set with the execution of the END instruction within the program scan the write operation was completed in. The device is reset with the next END processing (QnA series only).

The MELSEC A series supplies numerous special registers for data transfer in the MELSEC-NET that register various communication states. For example, the status of the remote I/O stations is registered through the special registers D9228 through D9231. Parameter access is evaluated through the special registers M9224 through M9227 (A series only).

The following figure shows the operations of the host station during the execution of the RTOP instruction:



- ¹ END processing
- ² Execution of the RTOP instruction
- ³ Completion of the operation
- ⁴ Program of the host station
- ⁵ RTOP instruction
- ⁶ Host station completion device set after completion of the operation (d) (QnA series only)
- ⁷ One scan

Operation Errors

In the following cases an operation error occurs and the error flag is set:


- The I/O number specified by Un (A series = n1) is not that of a remote I/O station (QnA series = error code 4102).
- The I/O number specified by n1 (A series = n2) is not the head I/O number of a special function module (error code 4102).
- The number of addresses specified by n2 (A series = n3) exceeds the address range specified from d1 onwards (A series = d, W0 through W3FF) (QnA series = error code 4101).
- The network specified by Un (A series = n1) does not exist (error code 2413).
- The value specified for n2 (A series = n3) exceeds the range of 1 to 16 (error code 4100).

Program Example

RTOP (A series)

The following program writes data from from the link registers W52 through W61 in the master station to 10 successive addresses in a special function module (e.g. A68AD). The module is located at the second remote station. The addresses range from 140 through 15F. The written data is stored in the address area beginning with address number 10.

After switching X3 ON M0 is set and the RTOP instruction is executed. With the beginning data transfer Y(n1+F) = Y14F is set. When the data transfer is completed X(n1+1F) = X15F is set. The RTOP instruction is not executed, if another RTOP or RFRP instruction is already executed. After completion of the transfer in the further course of the program M0 and Y14F are reset.



¹ One single execution

NOTE

The contact corresponding to M1 should be converted into a pulse. Otherwise the RTOP instruction would not be executed completely.

The contact corresponding to M0 should be set via a SET instruction. If an OUT or PLS instruction is programmed instead of the SET instruction, errors might occur with the execution of the RTOP instruction.

In order to prevent the simultaneous execution of two RTOP instructions an interlock must be established through the output Y14F and the input X15F.

If within the same program this station is accessed via an RFRP instruction the output Y14E and the input X15E must be programmed as an interlock in addition.

8.8 Reading and writing routing information

These instructions read and write routing information. The routing parameters comprise network and station number of the relay station and the station number of the routing station.

Function	MELSEC Instruction in MELSEC Editor	MELSEC Instruction in IEC Editor
Read	Z.RTREAD	RTREAD_M
routing information	ZP.RTREAD	RTREADP_M
Write	Z.RTWRITE	RTWRITE_M
routing information	ZP.RTWRITE	RTWRITEP_M

8.8.1 RTREAD

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	● ¹

¹ Not available for Q00JCPU, Q00CPU and Q01CPU

Devices MELSEC Q

	Usable Devices										
		Devices n, User)	File Register			Special Function Module	Index Register	Constant K, H (16#)	Other	Error Flag	Number of steps
	Bit	Word	negister	Bit	Word	U□\G□	Žn	к, п (10#)			
n	_	•	•	_	_		_	•	_	SM0	7
d	_	•	•		_		_		-	SIVIU	1

GX IEC Developer (QnA CPU)



GX Developer (QnA CPU)



GX Developer (System Q CPU)



Variables

Set Data	Magning	Data Type			
Set Data	Meaning	MELSEC	IEC		
n	Destination network of transmission (1 to 239).	BIN 16-bit	ANY16		
d	First number of device storing read routing information.	Device number	Array [13] of ANY16		


Functions Reading routing information

RTREAD Read instruction

The RTREAD instruction reads the routing information from the destination network specified by n. The routing information is stored in routing parameters. The read routing information is stored from d+0 (Array_d[1]) onwards.

If no data is specified for the transmission the value 0 is written to the devices specified from d on (Array_d[1] through Array_d[3]).

The figure below shows the contents specified from d+0 (Array_d[1]) on:



- ¹ Network number of relay station
- ² Station number of relay station
- ³ Station number of routing station

Operation Errors


In the following cases an operation error occurs and the error flag is set:

• The data value specified for n does not range within 1 and 239 (error code 4100).

Program Example

Z.RTREAD

While X0 is set, the following program reads the routing information from the network (11) specified by D0 and stores the data in D1 through D3 (var_D1[1] through var_D1[3]).



¹ Operation

NOTE

This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

² Contents of routing parameter settings

³ Network number of destination network for transmission

⁴ Network number of relay station

⁵ Station number of relay station

⁶ Station number of routing station

8.8.2 RTWRITE

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	● ¹

¹ Not available for Q00JCPU, Q00CPU and Q01CPU


Devices MELSEC Q

	Usable Devices										
		Devices n, User)	File Register			Special Function Module	Index Register	Constant K, H (16#)	Other	Error Flag	Number of steps
	Bit	Word	negister	Bit	Word	U□NG□	Žn	к, п (10#)			
n	_	•	•		_	_	_	•	_	SM0	8
s	_	•	•	_	_	_	_	_	_	SIVIU	0


GX IEC Developer (QnA CPU)



GX Developer (QnA CPU)



GX Developer (System Q CPU)



Variables

Set Data	Mooning	Data Type			
Set Data	Meaning	MELSEC	IEC		
n	Destination network of transmission (1 to 239).	BIN 16-bit	ANY16		
s	First number of device storing routing information to be written.	Device number	Array [13] of ANY16		


Functions Writing routing information

RTWRITE Write instruction

The RTWRITE instruction writes the routing information to the destination network specified by n. The routing information is stored in routing parameters. The read routing information is stored from s+0 (Array_s[1]) onwards.

If data for the destination network is set in the routing parameters, it is used to refresh the data stored from s+0 (Array_s[1]) on.

The figure below shows the contents specified from s+0 (Array_d[1]) on:



¹Network number of relay station

Operation Errors


In the following cases an operation error occurs and the error flag is set:

- The data value specified for n does not range within 1 and 239 (error code 4100).
- The data specified by s exceed the relevant ranges (error code 4100).

Program Example

Z.RTWRITE

While X0 is set, the following program writes the routing information stored in D1 through D3 (var_D1[1] through var_D1[3]) as routing parameters to the network (1) specified by D0.



¹ Operation

NOTE

This program example will not run without variable definition in the header of the program organization unit (POU). It would cause compiler or checker error messages. For details see Chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

² Station number of relay station

³ Station number of routing station

² Contents of routing parameter settings

³ Network number of destination network for transmission

⁴ Network number of relay station

⁵ Station number of relay station

⁶ Station number of routing station

9 Instructions for System Q CPUs

The following instructions are only available for a CPU of the System Q.

Function	MELSEC-Instruction in MELSEC-Editor	MELSEC-Instruction in IEC-Editor
Deading module information	UNIRD	UNIRD_M
Reading module information	UNIRDP	UNIRDP_M
Debugging and	TRACE	TRACE_M
failure diagnosis instructions	TRACER	TRACER_M
Muiting to and up ading fungs of its	FWRITE	FWRITE_M
Writing to and reading from a file	FREAD	FREAD_M
	PLOADP	PLOADP_M
Program instructions	PUNLOADP	PUNLOADP_M
	PSWAPP	PSWAPP_M
Data transfer instructions	RBMOV	RBMOV_M
Data transfer instructions	RBMOVP	RBMOVP_M

To the System Q CPUs from function version B (Q02CPU, Q02HCPU, Q06HCPU, Q12HCPU and Q25HCPU) the following instructions for use in a multi-CPU system are added:

Function	MELSEC-Instruction in MELSEC-Editor	MELSEC-Instruction in IEC-Editor
Write to CPU shared memory of host	S.TO	TO_S_M
station	S.TOP	TO_SP_M
Read from CPU shared memory of	FROM	FROM_M
another station	FROMP	FROMP_M

9.1 Reading Module Information

9.1.1 UNIRD, UNIRDP


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
					•

Devices MELSEC Q

				ι	Jsable Devi	ices					
		Devices 1, User)	File-	MELSE(Direct	CNET/10 J__	Special Function	Index Register	Constants	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)			
n1	•	•	•	_	_	_	_	•	_		
d	_	•	•	_	_	_	_	_	_	SM0	4
n2	•	•	•	_	_	_	_	•	_		

GX IEC Developer



GX Developer



Variables

Device		Data Type
n1	Value obtained by dividing the head I/0 number of the module from which module information is read by 16 (0 bis ${\sf FF}_{\sf H}$).	BIN 16-Bit
d	Head number of the device which stores module information.	Device name
n2	Number of points of read data (0 bis 256).	BIN 16-Bit

Functions Reading module information


UNIRD Read instruction

The UNIRD instruction reads the module information starting at the head I/O address, which is specified by n1 and stores the data at the address which is specified by d. The number of points is specified by n2. The value for n1 is calculated by dividing the head I/O number of the module by 16.

With the UNIRD instruction it is possible to read the statuses of the actually installed modules instead of the module type designated by I/O assignment.

NOTE

The value of n1 is consists of the higher three digits of the head I/O number of the slot from which the module information is read. The head I/O number is expressed in 4 digits in hexadecimal notation.



The details of the module information are described as follows:

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	bit
Individual module information																	

Bit	Item	Meaning						
0 1 2	Number of I/O points	000: 16 001: 32 010: 48 011: 64 100: 128 101: 256 110: 512 111: 1024						
3 4 5	Module type	000: Input module001: Output module 010: I/O mixed module011: Intelligent function module						
6	External power supply status (For future expansion)	ON: External power supply is connected OFF:External power supply is not connected						
7	Fuse status	ON: Blown fuse OFF:Normal, no blown fuse						
8	Vacant							
9	Light/medium error status	ON: Light/medium error has occurred OFF:Normal						
10	Module error status	00: No module error01: Light error						
11	Woulde error status	10: Medium error11: Serious error						
12	Module standby status	ON:Normal OFF:Module error occurred						
13	Vacant							
14	A-/Q-Modul	ON:The module is a A-series module OFF:The module is a Q-series module						
15	Module installation status	ON: Modules are installed OFF: No Modules are installed						

Operation Errors


In the following cases an operation error occurs and the error flag is set:

- A value outside the relevant value range (0 through FF_{H)} is specified in n1 (error code 4100).
- ullet A value outside the relevant value range (0 through ${\sf FF}_{\sf H)}$ is specified in n2 (error code 4100).
- The sum of n1 and n2 is larger than 256 (error code 4100).

Program Example


UNIRD

The following program stores the informations of the modules with the I/O numbers 10_H through $2F_H$ to D0 and D1, when X10 is turned ON.




In this program example the module information is stored in D0 and D1. Readout results can be:


 For a 32-point intelligent function module of the System Q. With a 48- or 64-point module the same contents as stored in D1 is stored in D2 or D2 and D3 respectively.



• For a 32-point intelligent function module of the System Q. With a 48- or 64-point module the same contents as stored in D1 is stored in D2 or D2 and D3 respectively.



Module information for a vacant slot:



9.2 Debugging and failure diagnosis instructions

9.2.1 TRACE, TRACER

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
					● ¹

¹ Not available for Q00JCPU, Q00CPU and Q01CPU


Devices MELSEC Q

I		Usable Devices										
		Internal Devices (System, User) File-			MELSECNET/10 Direct J□N□		Index Register	Constants	Other	Error Flag	Number of steps	
		Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)			
Ī	_	_	_	_	_	_	_	_	_	_	_	1

GX IEC Developer



GX Developer



Variables

Set data	Meaning	Data Type
_	_	

Functions Trace set and trace reset

TRACE Trace set

The TRACE instruction stores the trace data designated by a peripheral device in the trace file in the memory card by the designated number when SM800, SM801, and SM802 turn ON. When the TRACE instruction is executed, SM803 turn ON. The sampling is repeated by the specified number of sampling trace after the TRACE instruction, then, data is latched and the trace is stopped.

The sampling is stopped if SM801 goes OFF during the trace execution.

After the TRACE instruction is executed and the trace is completed, SM805 turn ON.

During the execution of the TRACE instruction, other TRACE instructions are ignored. After the TRACE instruction is executed, the TRACE instruction is enabled again.

TRACER Trace reset

The TRACER instruction resets the TRACE instruction and the flags SM803 through SM805. After the TRACER instruction is executed, the TRACE instruction is enabled again.

NOTE


Please refer to the System Q CPU (Q mode) User's Manual (Functions/programming fundamentals) for more informations about trace.

Please refer to the operating manuals for the GX Developer and GX IEC Developer for the execution of the trace with peripheral devices.

Program Example

TRACE, TRACER

The following program executes the TRACE instruction when X0 is turned ON. When X1 is turned ON, the TRACE instruction is reset by the TRACER instruction.



9.3 Writing to and reading from files

9.3.1 **FWRITE**

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
					● ¹


¹ Not available for Q00JCPU, Q00CPU and Q01CPU

Devices MELSEC Q


				ι	Jsable Dev	ices					
		Devices n, User)	File	MELSE(Direct	CNET/10 Junu	Special Function Module	Index Register	Constants	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	U□\G□	Žn	K, H (16#)			
s0	•	•	•			_		•	-		
d0	_	•	•	_	_	_	_	_	_		
s1	_	•	•	_	_	_	_	_	_	SM0	11
s2	_	•	•	_	_	_	_	_	•		
d1	•*	•*	•*	_	_	_	_	_	_		

^{*} Local devices and the devices designated for individual programs cannot be used.

GX IEC Developer



GX Developer



Variables

Set data	Meaning			Setting Range	Set By	Data Type
u0	Dummy			_		
s0		Irive with ATA card	can be designated (drive 2). ndard RAM/ROM cannot be desig-	2	User	BIN 16-bit
		nber of the device si ring control data is i	toring the control data. required.			
	Set data	Item	Meaning/Set Data	Setting Range	Set By	
	(d0)	Execution type	Specifies the execution type: 0000 _H : Write binary data 0100 _H : Write data after conversion into CSV format	0000 _H 0100 _H	User	
	(d0)+1	(Reserved)	Used by system	_	System	
	(d0)+2	Writing result (Number of writ- ten data)	Contains the number of actually written data. The unit for the value is determined by word/byte unit designation.	_	System	
	(d0)+3	Not used	_	_		
dO	(d0)+4 (d0)+5	Location in file	Sets the location in the file to start writing when binary data is selected (d0 = 0000 _H). 00000000 _H : From the beginning of the file 00000001 _H to FFFFFFE _H : From the specified address. The unit for the value is determined by word/byte unit designation. FFFFFFFF _H : Add to the ending of the file. When data writing after CSV format conversion is selected (d0 = 0100 _H): For a CPU whose serial number is "01111" or earlier in the upper 5 digits, always set the beginning of the file (00000000 _H). For a CPU whose serial number is "01112" or later set the file position. 00000000 _H to FFFFFFE _H : From the beginning of the file. FFFFFFFF _H : Add to the ending of the file.	00000000 _H to FFFFFFFF _H	User	BIN 16-bit
	(d0)+6	Number of col- umns	Sets the number of columns to write data in CSV format. 0: : No column setting. Data is shown in a single row. > 0: Data is shown in the specified number of columns	0 to 65535	User	
	(d0)+7	Word/Byte designation	0: Word 1: Byte	0, 1	User	

Variables

Set data	Meaning		Setting Range Set By		Data Type		
s1	Head num	ber of the device st					
	Set data	Item	Meaning/Set Data	Setting Range			
	(s1)+1 to (s1)+n	File name	The file name consists of up to 8 characters + period + extension (for example: ABD.BIN). The extension can be omitted. In this case, the period (".") can also be omitted. When more than 8 characters are used, the extension is ignored regardless of its presence. The Extension "BIN" or "CSV" is assigned automatically.	Character string	User	BIN 16-bit	
	Head number of the device storing the data.						
	Set data	letm	Meaning/Set Data	Setting Range	Set By	BIN 16-bit	
s2	(s2)	Number of data to be written	Sets the number of data to be written (in units of words). This number should be designated in the unit of words even when byte is selected in (d0)+7.	1 to 480	User		
	(s2)+1 to (s2)+n	Data to be written	Data requested to be written.	0000 _H to FFFF _H			
	Bit device that goes ON after the execution of the FWRITE instruction. When an error occurs, (d1)+1 goes ON.						
	Set data	Item	Meaning/Set Data	Setting Range	Set By	Bit	
d1	(d1)	Completion signal	Indicates the completion of the FWRITE instruction. ON: Completed OFF: Not completed	_			
	(d1)+1	Error completion signal	Indicates whether the FWRITE instruction is normally completed or abnormally completed. ON: Error completion OFF: Normal completion	_	System		

NOTE

The data written in CSV format is expressed as decimal value by the programming software. For example, the character $_{*}A^{*}$ (41 $_{H}$) is written as 65. Die available range is from -32768 to 32767.

Functions Writing data to a designated file

FWRITE Write data

The WRITE instruction writes a specified number of data to the ATA card. The user can select whether to write data as binary data without any conversion or to convert binary data into CSV-format data before writing it.


The completion signal bit device (d1)+0 automatically turns ON after the completion of the FWRITE instruction is detected and the END instruction is executed. The bit device turns OFF at the execution of the END instruction in the next scan.

This bit device can be used as the execution completion flag for the FWRITE instruction. When the FWRITE instruction is completed abnormally, the error completion device (d1)+1 turns ON/OFF in synchronization with the execution completion flag (d1)+0. This bit device can be used as error completion flag for the FWRITE instruction.

SM721 is on during the execution of the FWRITE instruction. SM721 is also used by other instruction such as S.FREAD, COMRD and PRC. The FWRITE instruction cannot be started while SM721 is ON. If an attempt is made, no processing is performed.

When an error is detected prior to the execution of the instruction (before SM721 goes ON), the execution completion device [(d1)+0], the error completion device [(d1)+1] and SM721 do not turn ON.

The unit for the number of data to be written [(s2)+0] is "word", regardless of the setting in (d0)+7 (word/byte designation).



Writing of binary data:

If the extension of the object file is omitted, ".BIN" is added as an extension.

When the designated file does not exist, a new file is created and the data is added and saved from the beginning of the file. The attributes of this new file are set using archive attributes.

When the size of the data exceeds that of the existing area in the file during the writing, the excess data is added at the end of the file.

An error occurs if the designated location in the file is larger than the file size. A CPU with the serial number 01111 or earlier (the upper 5 digits) will issue a error code. A CPU bearing the serial number 01112 will not write any data and will complete the instruction without an error message.

When the medium runs out of free space when data is added/saved, an error occurs. In such a case, the data that is sucessfully added/saved remains in the medium. The error completion is indicated after as much data as possible is added/saved.

Writing of data after CSV format conversion

If the extension of the object file is omitted, ".CSV" is added as an extension.

When an existing file is designated and a CPU with the serial number 01111 or earlier (the upper 5 digits) is used, all the contents of the file is deleted and the designated data is saved starting from the beginning of the file.


A later CPU (serial number 01112 or later in the upper 5 digits) will react depending of the value written in (d0)+4 and (d0)+5, when an existing file is designated:

When other than FFFFFFFH is specified in (d0)+4 and (d0)+5, the file contents will be deleted and the data will be stored from the beginning of the file. When FFFFFFFH is specified in (d0)+4 and (d0)+5, the data is added to the end of the file.


When the designated file does not exist, a new file is created and the data is added/saved from the beginning of the file. The attributes of this new file are set using archive attributes.

An error occurs when the medium runs out of free space when data is added/saved. In such a case, the data that is sucessfully added/saved remains in the medium. The error completion is indicated after as much data as possible is added/saved.


When the designated number of columns is "0", the data is stored as single-row data in a CSV-format file. The figure on the following page indicates such a case:




When data is written after CSV format conversion and the designated number of columns is other than "0", the data is stored as table data with the specified number of columns in a CSV format file. The following figure shows an example:



The following two figures are showing examples of writing data with a CPU whose serial number is "01112" (upper 5 digits).





NOTE Do not execute the FWRITE instruction in an interrupt program.

Operation Errors


In the following cases an operation error occurs and the error flag is set:

- The drive specified by s0 contains a medium other than an ATA card (error code 4100).
- Values specified in the areas for control data are out of the setting range (error code 4100).
- The value "number of data to be written" [(s2)+0] is out of the setting range, or is larger than the data stored in the area beginning with (s2)+1 (error code 4101).
- Free space in the medium is insufficent (error code 4100).
- No vacant entry is found when an attempt is made to create a new file (error code 4100).
- An invalid device is designated (error code 4104).

Program Example 1

FWRITE

In the following program example, four bytes of binary data (00_H , 01_H , 02_H , and 03_H) are added to file "ABCD.BIN" when X10 turn ON. The memory card is inserted in drive 2. Beginning with D0, eight points are reserved for control data.



¹ Setting of the execution type (In this example: binary data)

² Setting of the location in the file (In this example: data is added)

³ Setting of the file name, the extension ".BIN" is added automatically.


⁴ Number of data to be written.

 $^{^{5}}$ The data (00 $_{H},\,$ 01 $_{H},\,$ 02 $_{H},\,$ and 03 $_{H})$ is moved to the control data area.

Program Example 2

FWRITE

When X10 is turned ON, the following program creates a file named "ABCD.CSV" in the memory card inserted to drive 2. Than, four bytes of data $(00_H, 01_H, 02_H \text{ und } 03_H)$ are written as two-column table data in CSV format. Control data is stored from D0 onward (8 points).



¹ Setting of the execution type (In this example: CSV format)

² Setting of the number of columns

³ Setting of the file name, the extension ".CSV" is added automatically.

⁴ Number of data to be written.

 $^{^{5}}$ The data (00 $_{\mbox{\scriptsize H}},$ 01 $_{\mbox{\scriptsize H}},$ 02 $_{\mbox{\scriptsize H}},$ and 03 $_{\mbox{\scriptsize H}})$ is moved to the control data area.

9.3.2 FREAD

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
					● ¹


¹ Not available for Q00JCPU, Q00CPU and Q01CPU

Devices MELSEC Q

	Usable Devices										
	Internal Devices (System, User)		File		MELSECNET/10 Direct J□N□		Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)			
s0	•	•	•			_	_	•		SM0	11
d0	_	•	•	_	_	_	_	_	_		
s1	_	•	•	_	_	_	_	_	_		
s2	_	•	•			_	_	_	•		
d1	•*	•*	•*		_	_	_	_	_		

^{*} Local devices and the devices designated for individual programs cannot be used.

GX IEC Developer



GX Developer



Variables

Set data	Meaning			Setting Range	Set By	Data Type	
u0	Dummy			_			
s0		Irive with ATA card	can be designated (drive 2). ndard RAM/ROM cannot be desig-	2	User	BIN 16-bit	
		nber of the device sing control data is i	toring the control data. required.				
	Set data	Item	Meaning/Set Data	Setting Range	Set By		
	(d0)	Execution type-	Specifies the execution type: 0000 _H : Write binary data 0100 _H : Write data after conversion into CSV format	0000 _H 0100 _H	User		
	(d0)+1	(Reserved)	Used by system		System		
	(d0)+2	Number of data to be read	Sets the number of data to be read (in units of words). This number should be designated in the unit of words even when byte is selected in (d0)+7.	1 to 480	User		
	(d0)+3	Not used	_	_	_		
dO	(d0)+4 (d0)+5	Location in file	Sets the location in the file to start reading when binary data is selected (d0 = 0000 _H). 00000000 _H : From the beginning of the file 00000001 _H to FFFFFFC _H : From the specified address. The unit for the value is determined by word/byte unit designation. FFFFFFD _H : Setting disabled When data reading after CSV format conversion is selected (d0 = 0100 _H): For a CPU whose serial number is "01111" or earlier in the upper 5 digits, always set the beginning of the file (00000000 _H). For a CPU with serial number "01112" or later set the file position. 00000000 _H : From the beginning of the file. 00000001 _H : to FFFFFFC _H : From the specified address. FFFFFFD _H : Read continues, starting at the previous read position	00000000 _H to FFFFFFFC _H FFFFFFFD _H	User	BIN 16-bit	
	(d0)+6	Number of col- umns	Sets the number of columns for the data to be read. 0: : No column setting. Data is considered to be in a single row. > 0: Data is considered to be a table with the specified number of columns	0, 1 to 65535	User		
	(d0)+7	Word/Byte designation	0: Word 1: Byte	0, 1	User		

Variables

Set data	Meaning			Setting Range	Set By	Data Type
	Head num	ber of the device s	oring a file name.			
	Set data	Item	Meaning/Set Data	Setting Range	Set By	
s1	(s1) to (s1)+n	case, the period (".") can also be Character-				BIN 16-bit
	Head num	ber of the device st	oring the data.			
	Set data	Item	Meaning/Set Data	Setting Range	Set By	
d1	(d1)	Reading result (Number of read data)	Contains the number of actually read data. The unit for the value is determined by word/byte unit designation.	0 to 480	System	BIN 16-bit
	(d1)+1 to (d1)+n	Data to be read	Data requested to be read	0000 _H to FFFF _H		
	Bit device (d1)+1 god		the execution of the FREAD instruct	tion. When an	error occurs,	
	Set data	Item	Meaning/Set Data	Setting Range	Set By	
d2	(d2)	Completion signal	Indicates the completion of the FREAD instruction. ON: Completed OFF: Not completed	_		Bit
	(d2)+1	Error completion signal	Indicates whether the FWRITE instruction is normally completed or abnormally completed. ON: Error completion OFF: Normal completion	_	System	

NOTE

The data written in CSV format is expressed as decimal value by the programming software. For example, the character "A" $(41_{\rm H})$ is written as 65. The available range is from -32768 to 32767.

Functions Reading data from a designated file

FREAD Read data

The FREAD instruction reads a specified number of data from a file at the ATA card. The user can select whether to read data as binary data without any conversion or to convert data from the CSV-format into binary data before reading it.

The completion signal bit device (d2)+0 automatically turns ON after the completion of the FREAD instruction is detected and the END instruction is executed. The bit device turns OFF at the execution of the END instruction in the next scan.


This bit device can be used as the execution completion flag for the FREAD instruction.

When the FREAD instruction is completed abnormally, the error completion device (d2)+1 turns ON/OFF in synchronization with the execution completion flag (d2)+0. This bit device can be used as error completion flag for the FREAD instruction.

SM721 is on during the execution of the FREAD instruction. SM721 is also used by other instruction such as S.FREAD, COMRD and PRC. The FREAD instruction cannot be started while SM721 is ON. If an attempt is made, no processing is performed.

When an error is detected prior to the execution of the instruction (before SM721 goes ON), the execution completion device [(d2)+0], the error completion device [(d2)+1] and SM721 do not turn ON.

The unit for the number of data to be read [(d0)+0] is "word", regardless of the setting in (d0)+7 (word/byte designation). The following figure illustrates the reading of binary data:



Reading of binary data:

If the extension of the object file is omitted, ".BIN" is added as an extension. When the designated file does not exist, an error ocurs.

An error occurs if the designated location in the file is larger than the file size. A CPU with the serial number 01111 or earlier (the upper 5 digits) will issue a error code. A CPU bearing the serial number 01112 (or later) will not read any data and will complete the instruction without an error message.


Reading of data after CSV format conversion

The elements in the CSV-format file (cells for EXCEL) are read row by row. The numerical values and character strings are converted into binary data and stored in the device.


If the extension of the file is omitted, ".CSV" is added as an extension. When the designated file does not exist, an error occurs.

The reading starts at the specified position of the file. The number of elements to read is set in the control data with (d0)+2. When the last data of the file is reached before the specified number of data has been read, a CPU with the serial number 01111 or earlier (the upper 5 digits) will issue a error code. A CPU bearing the serial number 01112 or later will read the data that can be read.


When the specified number of columns is "0", the data is read by ignoring the rows in a CSV-format file. The figure on the following page shows the handling of data in such a case.



If the number of columns varies in each row, the data is also read by ignoring the rows. (EXCEL does not create such files. This happens when a user modifies a CSV file.)




When data is read after CSV format conversion and the designated number of columns is other than "0", the data is expected to be in a table with the specified number of columns. The elements being outside the specified columns are ignored. The following figure illustrates such a case:





If the number of columns varies in each row, the elements ouside of the designated columns are ignored and "0" is added to the places where elements do not exist.

If the number of rows in the file is less than specified by (d0)+2 (Number of data to be read) "0" is added to the places where rows do not exist.



The following figures are to illustrate the case, when data is read separately several times from the same file (continuation mode) using a CPU bearing the serial number "01112" or later in the upper 5 digits.





When read is performed in the continuation mode, the settings for data format, number of columns and word/byte designation must not be differ from the settings for the previous reading.

During reading in the continuation mode the execution of other FREAD or FWRITE instructions must be disabled.

When data is read after CSV format conversion, numerical values are read and converted as follows:

Numerical Values in CSV Format	Wort	Device
	Without Sign	With Sign
-32768	32768	-32768
I	I	I
-1	65535	-1
0	0	0
1	1	1
I	I	I
32767	32767	32767
32768	32768	-32768
I	I	I
65535	65535	-1

Numerical values which are out of range and elements other than numerical values in the object CSV file are converted into "0".

NOTE

Do not execute the FREAD instruction in an interrupt program.

Operation Errors

In the following cases an operation error occurs and the error flag is set:

- The drive specified by s0 contains a medium other than an ATA card (error code 4100).
- Values specified in the areas for control data are out of the setting range (error code 4100).
- The value "number of data to read" [(d0)+0] is out of the setting range (error code 4101).
- An invalid device is designated (error code 4004).
- The file name specified by s1 does not exist in the designated drive (error code 2410).
- Size of read data exceeds the size of the reading device (error code 4101).
- When binary data is read, the number of data in the file is less than the size designated by the number of data to read [(d0)+2] (error code 4100).

Program Example 1

FREAD

When X10 is turned ON, four bytes of binary data are read from the beginning of the file "ABCD.BIN". The file "ABCD.BIN" is stored at a memory card which is inserted in drive 2. From D0 onward, eight points are reserved for control data.

100 bytes are reserved from D20 for the read data.

```
X10
                                                                                           -MOVP
                                                                                                      Н0
                                                                                                                  D0
                                                                                           -MOVP
                                                                                                      K2
                                                                                                                 D2
                                                                                           -√DMOVP
                                                                                                                  D4
                                                                                           -√$MOVP
                                                                                                      "ABCD"
                                                                                                                 D10
                                                                                            - MOVP
                                                                                                      K100
                                                                                                                 D20
                                       SP.FREAD
                                                            U0
                                                                                 D0
                                                                                           D10
                                                                                                      D20
                                                                                                                 M0
                                       This part of the program is executed after normal completion of the FREAD instruction
          M1
                                       This part of the program is executed after error completion of the FREAD instruction
```

¹ Setting of the execution type

² Setting of the number of data to read

³ Head address in the file (start reading at the beginning of the file)

⁴ Transfer of the file name to the control data

⁵ Setting of the reading device size


Program Example 2

FREAD

The following program reads data from the file "ABCD.CSV", which is stored at the memory card in drive 2 when X10 is turned ON. The contents of the file is two-column table data in CSV format. The file contains numerical values only.

From D0 onward, eight points are reserved for control data.

For the read data, 100 bytes are reserved from D20.



¹ Setting of the execution type (CSV format for this example)

² Setting of the number of data to read

³ Setting of the number of columns

⁴ Transfer of the file name to the control data

⁵ Setting of the reading device size

Program instructions PLOADP

9.4 Program instructions

9.4.1 **PLOADP**

CPU

	AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
Ī						● ¹


¹ Not available for Q00JCPU, Q00CPU and Q01CPU

Devices MELSEC Q


			Usable Devices								
		Devices n, User)	File	MELSE(Direct	CNET/10 J=N=	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	ord Register Bit	Bit	Word	Module U□\G□	Žn	K, H (16#)			
s	_	•	•		_	_		1	•	SM0	3
d	•*	_	_	_	_	_	_	_	_	SIVIU	J

^{*} Local devices cannot be used.

GX IEC Developer



GX Developer



Variables

Set data	Meaning	Data Type
	Drive number storing the program to be loaded, character string data of the file name, or head number of the device storing the character string data	BIN 16-bit
d	Device turned ON for 1 scan after completion of the instruction	Bit

NOTE

The file system is not supported by the GX IEC Developer.

Functions Loading of a program from a memory card

PLOADP Load program

The PLOADP instruction moves a program which is stored in a memory card or standard memory to the internal memory (drive 0) and places the program in the standby status. The memory card can be inserted in drive 1, 2 or 4. Drive 0 must have continous free space.

It is unnecessary to designate the extension ".QPG" to the file name.

The bit device specified by d goes ON during the END processing of the scan where the PLOADP instruction is completed. The bit device goes OFF during the next END processing.

The program instructions PLOADP, PUNLOADP and PSWAPP cannot be used simultaneously. If two or more instructions are executed, the instruction issued later will not be executed. Establish interlocks to avoid such a case.

The lowest program number in the CPU which is vacant is used as the program number of the added program. The program numbers can be checked with the GX Developer by reading the program list. A program number for the added program can be specified by storing a number in SD 720.

The PLOADP instruction cannot be executed during a interrupt progam.

To execute the program that was transferred to the program memory with the PLOADP instruction, the PSCAN instruction must be executed.

The PLC file settings of the loaded program are set as follows:

File usage for each program:

All usage of the file register, device initial value, comment, and local device of the loaded program is set at "Follow PLC file setting".

However, if "Use local device" is designated in the PLC file setting and programs are loaded, an error occurs every time the number of executed programs exceeds the number of parameter-set programs. To use local devices in the loaded program, register a dummy file in the parameter, delete the dummy file with the PUNLOADP instruction, then load the program with the PLOADP instruction.

I/O refresh setting:

The I/O refresh setting for the loaded program is "Disabled" for both input and output.

Writing during RUN is not executed during the execution of the PLOADP instruction, but ececuted after the instruction is completed. Conversely, the PUNLOADP instruction is not executed during the writing during RUN, but executed after the writing during RUN is completed.

Program instructions PLOADP

Operation Errors

In the following cases an operation error occurs and the error flag is set:

- The file name does not exist at the drive number specified by s (error code 2410).
- The drive number specified by s is invalid (error code 4100).
- There is not enough memory to load the specified program in drive 0 (error code 2413).
- The number of programs shown below are already registered in the program memory (error code 4101).
- The program number stored in SD720 is already used, or larger than the largest program number ahown below (error code 4101).


Type of CPU	Program Memory (Number of files)	Largest Program Number
Q02(H)	28	28
Q06H	60	60
Q12H	124	124
Q25H	124	124

- A program file which has the same name as the program file to be loaded already exists. (error code 2410).
- The file size of the local devices cannot be reserved (error code 2401).

Program Example

PLOADP

When M0 is ON in the following program, the program "ABCD.QPG" is transferred from drive 4 to drive 0 and placed in standby status.



PUNLOADP Program instructions

9.4.2 PUNLOADP

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
					● ¹


¹ Not available for Q00JCPU, Q00CPU and Q01CPU

Devices MELSEC Q

		Usable Devices									
		Devices n, User)	File		CNET/10 J_N_	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)			
s	_	•	•			_	_		•	SM0	3
d	•*	_	_	_	_	_	_	_	_	SIVIU	J

^{*} Local devices cannot be used.

GX IEC Developer



GX Developer

```
PUNLOADP s d }
```

Variables

Set data	Meaning	Data type
s	Character string data of the program file name to be unloaded, or head number of the device storing the character string data	BIN 16-bit
d	Device turned ON for 1 scan after completion of the instruction	Bit

NOTE

The file system is not supported by the GX IEC Developer.

Program instructions PUNLOADP

Functions

Unloading of a program from program memory

PUNLOADP Unload program

The PUNLOADP instruction is used to delete a standby program stored in the program memory (drive 0). The standby program being executed by the PSCAN instruction cannot be deleted.

It is unnecessary to designate the extension ".QPG" to the file name.

The bit device specified by d goes ON during the END processing of the scan where the PUNLOADP instruction is completed. The bit device goes OFF during the next END processing.

The program instructions PLOADP, PUNLOADP and PSWAPP cannot be used simultaneously. If two or more instructions are executed, the instruction issued later will not be executed. Establish interlocks to avoid such a case.

If the power supply for the CPU is switched OFF and than turned ON again, or the CPU module is reset after the program deletion, "FILE SET ERROR (error code 2400)" occurs. To solve this problem, delete the name of the deleted program from the program setting of the parameter.

The PUNLOADP instruction cannot be executed during a interrupt progam.

The program to be deleted from the program memory with the PUNLOADP instruction should be placed in standby status with the PSTOP instruction before.

Writing during RUN is not executed during the execution of the PUNLOADP instruction, but ececuted after the instruction is completed. Conversely, the PUNLOADP instruction is not executed during the writing during RUN, but executed after the writing during RUN is completed.

Operation Errors


In the following cases an operation error occurs and the error flag is set:

- The file name specified by s does not exist (error code 2410).
- The program designated by s is not in standby status or is being executed (error code 4101).
- The program specified by s is the only one in the program memory (error code 4101).

Program Example

PUNLOADP

The following program deletes the program "ABCD.QPG" stored in drive 0 from the memory when M0 turns from OFF to ON.



9.4.3 **PSWAPP**

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
					● ¹


¹ Not available for Q00JCPU, Q00CPU and Q01CPU

Devices MELSEC Q

				l	Jsable Dev	e Devices							
	Internal (Systen	Devices 1, User)	File		CNET/10 J=N=	Special Function Module	Index Register	Constant	Other	Error Flag	Number of steps		
	Bit	Word	Register	Bit	Word	U□\G□	Žn K, H (10#)	K, H (16#)					
s1	_	•	•		_	_	_	1	•				
s2	_	•	•		_	_	_	1	•	SM0	3		
d	•*		_		_	_	_						

^{*} Local devices cannot be used.

GX IEC Developer



GX Developer



Variables

Set data	Meaning	Data Type
s1	Character string data of the program file name to be unloaded, or head number of the device storing the character string data.	BIN 16-bit
s2	Drive number storing the program to be loaded, character string data of the file name, or head number of the device storing the character string data	
d	Device turned ON for 1 scan after completion of the instruction	Bit

NOTE

The file system is not supported by the GX IEC Developer.

Program instructions PSWAPP

Functions

Unloading of a program from program memory and loading of a program PSWAPP Unload program and load program

The PSWAPP instruction deletes (unloads) a standby program from the program memory (drive 0). The program to be deleted is specified by s1. The standby program being executed by the PSCAN instruction cannot be deleted. After the deletion, a program stored in drive 1, 2, or 4 is transferred ro the program memory and placed in standby status. This program is specified by s2. The program memory drive 0 must have continous free space before loading the program.

It is unnecessary to designate the extension "QPG" to the file name.

The bit device specified by d goes ON during the END processing of the scan where the PSWAPP instruction is completed. The bit device goes OFF during the next END processing.

The program instructions PLOADP, PUNLOADP and PSWAPP cannot be used simultaneously. If two or more instructions are executed, the instruction issued later will not be executed. Establish interlocks to avoid such a case.

The program number of the deleted program is used for the loaded program.

If the power supply for the CPU is switched OFF and than turned ON again, or the CPU module is reset after the program swap, "FILE SET ERROR (error code 2400)" occurs. To solve this problem, change the name of the deleted program in the program setting of the parameter to the name of the swapped program.

The PSWAPP instruction cannot be executed during a interrupt progam.

The PLC file settings of the loaded program are set as follows:

- All usage of the file register, device initial value, comment, and local device of the swapped program is set to "Follow PLC file setting".
- The I/O refresh setting for the swapped program is "Disabled" for both input and output.

Writing during RUN is not executed during the execution of the PSWAPP instruction, but ececuted after the instruction is completed. Conversely, the PSWAPP instruction is not executed during the writing during RUN, but executed after the writing during RUN is completed.

Operation Errors


In the following cases an operation error occurs and the error flag is set:

- The drive number or the file specified by s1 or s2 does not exist (errorcode 2410).
- The dive number specified by s2 is invalid (errorcode 4100).
- There is not enough capacity in the program memory (drive 0) to load the specified program (errorcode 2413).
- The program designated by s1 is not in standby status or is being executed (error code 4101).

Program Example

PSWAPP

When M0 turns from OFF to ON in the following program example, the program "EFGH.QPG" is deleted from the program memory. Than the program "ABCD.QPG" is loaded from drive 4, stored in the program memory, and placed in standby status.



9.5 Data transfer insructions

9.5.1 RBMOV, RBMOVP

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
					● ¹

¹ Not available for Q00JCPU, Q00CPU and Q01CPU


Devices MELSEC Q

		Usable Devices									
		Devices n, User)	File	MELSE(Direct	CNET/10 J_N_	Special Function	Index Register	Constant	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	7n	K, H (16#)			
s	•	•	•	•	•	•	_	1	1		
d	•	•	•	•	•	•	_	_	_	SM0	4
n	•	•	•	•	•	•	•	•	_		

GX IEC Developer



GX Developer



Variables


Set data	Meaning	Data type
s	Head number of the device storing the data to be transferred	
d	Head number of the destination device	BIN 16-bit
n	Number of data to be transferred	

Functions

High-speed block transfer of file register


RBMOV/RBMOVP Block transfer

The RBMOV instruction batch transfers "n" points of 16-bit data starting from the device specified by s to the area of "n" points starting from the device specified by d.



The transfer is possible even if there is an overlap between the source and destination devices. For the transmission to the smaller devices, the data is transferred from s. For the transmission to the larger device number, the data is transferred from s+(n-1).

If s is a word device and d is a bit device, the object for the word device will be the number of bits designated by the bit devive digit designation. For example, when "K1Y30" is specified by d, the lower four bits of the word device specified by s are the object.



If bit devices are specified by s and d, the number of digits must be the same for s and d.

NOTE

The RBMOV and the RBMOVP instructions are useful to batch transfer a large quantity of file register data with a high performance System Q CPU. With a Q02CPU, this instruction is similar to the BMOV instruction. The comparision of processing speed between RBMOV and BMOV instructions is as follows:

Q02HCPU, Q06HCPU, Q12HCPU, Q25HCPU								
	RBI	VOV	BMOV Time (µs) to transfer					
Object memory	Time (μs) t	o transfer						
	100 words	1000 words	100 words	1000 words				
SRAM	56,30	367,77						
Built-in RAM	44,37	393,14	44,37	393,14				
Flash ROM	29	308						

Q02CPU								
	RBMOV-A	nweisung	BMOV-Anweisung					
Object memory	Time (μs) t	o transfer	Time (μs) to transfer					
	100 words	1000 words	100 words	1000 words				
SRAM								
Built-in RAM	115,89	579,47	115,89	535,23				
Flash ROM								

Operation Errors

In the following cases an operation error occurs and the error flag is set:


- The device range of "n" points starting from s or d exceeds the available device (errorcode 4101).
- The file register is not designated for both s and d (errorcode 4101).

Program Example 1

RBMOVP

The following program transfers the lower four bits (b0 through b3) of data in D66 through D69 to the outputs Y30 through Y3F with the rising edge of SM402. The number of data (4 blocks) is specified by n.

The bit patterns show the structure of bits before and after the transfer.




¹ These bits are ignored.

Program Example 2

RBMOVP

With leading edge from SM402, the following program transfers data at X20 through X2F to D100 through 103. The number of blocks (4) to be transferred is determined by the constant K4.

The bit patterns show the structure of bits before and after the transfer.



9.6 Instructions for use in a Multi-CPU System

9.6.1 S.TO, SP.TO

CPU


AnS AnN		AnA(S)	AnU	QnA(S), Q4AR	System Q	
					● ¹	

¹ For Q02CPU, Q02HCPU, Q06HCPU, Q12HCPU and Q25HCPU from function version B or later only.


Devices MELSEC Q

				ι	Jsable Dev	ices					
		Devices 1, User)	File		Direct J□N□ Fun		Function Index		Other	Error Flag	Steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)			
s1	1	•	•	1		_	1	•	1		
s2	1	•	•	1		_	1	•	1		
s3	_	•	•	_	_	_	_	_	_	SM0	5
s4	_	•	•	_	_	_	_	•	_		
d	•	•	•	_		_		1			

GX IEC Developer



GX Developer



Variables

Set Data	Meaning	Data Type	
s1	Head I/O number of the CPU which executes the S.TO instruction		
s2	First number of CPU shared memory address area to be written to (800 _H to 0FFF _H).	BIN16-bit	
s3	First number of device area storing data to be written.		
s4	Number of data to be written (1 to 256)		
d	Bit device which is turned ON for one scan after the instruction is executed	Bit	


Functions

Writing data to the CPU shared memory


S.TO/SP.TO Write data

The S.TO instruction writes data to the user's area in the shared memory of the CPU which is executing the S.TO instruction (host station). The destination address in the shared memory is entered in s2. The data is taken from a device area in the same CPU, starting from the number specified in s3. The number of data words is specified in s4.

The S.TO instruction cannot be used for writing data directly to another CPU in a multi-CPU system.



The CPU shared memory is used for data exchange with other CPUs in a multi-CPU system. The automatic refresh area begins at the adress 800H, followed by the user's free area.



The head I/O number of the CPU is determined by the slot in which the CPU module is loaded. Only the first 3 digits of the head I/O number are entered in s1.

Slot of the base unit	CPU	0	1	2
Number of the CPU in multi-CPU system	1	2	3	4
Head I/O number	3E00	3E10	3E20	3E30
Contents of s1	3E0	3E1	3E2	3E3

When the number of write points is entered in s4 as "0", Processing of the instruction is not performed and the completion device, specified in d, does not turn on, either.

NOTE

Only one S.TO instruction may be executed in one scan by each CPU. However, automatic handshaking makes sure that only the instruction called first will be processed, if two or more S.TO instructions are enabled simultaneously.

Operation Errors


In the following cases an operation error occurs, the error flag is set, and the corresponding error code is stored in SD0:

- The number of write points specified in s4 is other than 0 to 256 (error code 4101).
- The beginning of the CPU shared memory specified in s2 is larger than the CPU shared memory address range (error code 4101).
- The beginning of the CPU shared memory specified in s2 plus the number of write points specified in s4 exceeds the CPU shared memory adress range (error code 4101).
- The first device number (s3) where the data to be written is stored plus the number of write points specified in s4 exceeds the device range (error code 4101).
- The value stored in s1 is not the head I/O-number of the CPU performing the S.TO instruction (error code 2107).
- The number stored in s1 is other than a correct head I/O number (3E0_H, 3E1_H, 3E2_H or 3E3_H)(error code 4100).
- The specified instruction is improper (error code 4002).
- The specified number of devices is wrong (error code 4003).
- An unusable device was specified (error code 4002).

Program Example

SP.TO

The data stored in CPU1 in the data registers D0 to D9 is written into the shared memory of the same CPU, beginning at adress Adresse 800_H when X0 turns ON.



9.6.2 FROM, FROMP

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q	
					● ¹	

¹ For Q02CPU, Q02HCPU, Q06HCPU, Q12HCPU and Q25HCPU from function version B or later only.


Devices MELSEC Q

	Usable Devices										
		Devices n, User)	File	MELSE(Direkt	CNET/10 J_N_	Special Function	Index Register	Constant K, H (16#)	Andere	Error Flag	Schritte
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	κ, 11 (10# <i>)</i>	U		
n1	_	•	•	•	•	•	•	•	•	- SM0	
n2	_	•	•	•	•	•	•	l	_		5
d	_	•	•	1	_	_		l	_		5
n3	_	•	•	•	•	•	•	_	_		

GX IEC Developer



GX Developer



Variables

Set Data	Meaning	Data type
n1	Head I/O adress of the CPU which stores the data to be read	
n2	First address of data to be read in CPU shared memory (800 _H to 0FFF _H).	BIN 16 bit
d	First number of memory address area where the read data will be stored	DIIN IO DIL
n3	Number of data words to read (1 to 6144)	

NOTE


See chapter 7.8.1 for details of using the FROM instruction for reading data from the buffer memory of special function modules.

Functions


Reading from shared memory of another CPU

FROM/FROMP Read word data

In a multi-CPU system the FROM instruction is used to read word data from the user's free area of the shared memory of another CPU. The head adress of this CPU is specified in n1. Enter the number of words to be read in n3. The starting adress in the shared memory of the other CPU is specified in n2. The data will be stored in the CPU which executes the FROM instruction starting from the device specified in d.



The CPU shared memory is used for data exchange with other CPUs in a multi-CPU system. The automatic refresh area begins at the adress 800H, followed by the user's free area.



The head I/O number of the CPU is determined by the slot in which the CPU module is loaded. Only the first 3 digits of the head I/O number are entered in n1.

Slot of the base unit	CPU	0	1	2
Number of the CPU in multi-CPU system	1	2	3	4
Head I/O number	3E00	3E10	3E20	3E30
Contents of n1	3E0	3E1	3E2	3E3

The special relay SM390 turn ON after reading of the data. SM390 turn not ON if the CPU specified in n1 was in reset status. No error does occur in this case.

Processing of the instruction is not performed when the number of read data is entered in n3 as "0".

Operation Errors


In the following cases an operation error occurs, the error flag is set, and the corresponding error code is stored in SD0:

- The beginning of the CPU shared memory adress (n2) from where read will be performed is greater than the CPU shared memory range. (error code 4101).
- The in n2 specified beginning of the CPU shared memory plus the number of read points (n3) exceeds the CPU shared memory range (error code 4101).
- The read data storage device number (d) plus the number of read points (n3) is greater than the specified device range. (error code 4101).
- The head I/O number specified in n1 is the head I/O number of the CPU performing the FROM instruction (error code 2114).
- No CPU module exist in the position specified with the head I/O number in n1 (error code 2110).

Program Example

FROM

When XO is set, 10 datawords are read from the shared memory of CPU 2, starting from address $800_{\rm H}$. The data is stored in the data registers D0 to D9 of the CPU processing the FROM instruction.



10 Instructions for Q4ARCPU

Two Q4ARCPU modules can form a redundant PLC system in which one CPU takes over from the other CPU if that module fails. By doing so the seemless continuation of control is possible. Typical applications for a redundant PLC are e.g. power stations, the chemical industry or the water supply of communities.

The following instructions are available for a Q4ARCPU only.

Function	MELSEC Instruction in MELSE Editor	MELSEC Instruction in IEC Editor
Setting of start up mode of the CPU	S.STMODE	STMODE_S_M
Setting of mode for switching of the CPUs	S.CGMODE	CGMODE_S_M
Data transfer to the standby system	S.TRUCK	TRUCK_S_M
Transfer of batch data in and out of the buffer memory of special function modules	S.SPREF	SPRE_S_M

10.1 Mode setting instructions

10.1.1 STMODE

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				● ¹	

¹ For Q4AR only


Devices MELSEC Q

		Usable Devices									
		Devices n, User)	File-	MELSE(Direct	CNET/10 J_N_	Special Function	Index Register	Constants K, H (16#)	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	к, п (10#)			
s1	_	_	_		_	_	_	•	1	_	
s2	_	_	_	_	_	_	_	•	_	_	

GX IEC Developer



GX Developer



Variables

Set Data	Meaning	Data Type
s1	Setting for the start up mode of the CPU (0 = Intial start mode, 1 = Hot start mode)	BIN 16-bit
s2	Maximum power out time. After this time a hot start will be performed.	BIN 16-bit

Mode setting instructions STMODE

Functions

Operation mode setting for CPU start up

STMODE Operation mode setting

The contents of s1 selects whether the CPU devices are cleared (Initial start mode) or not (Hot start mode) when the power supply of the PLC is switched on.

When specifying the hot start mode, an automatic data clear and restart can be done when a temporary power outage of a specified time occurs. In this case, specify the switch power out time in s2.

This instruction is executed when the power supply is turned on. For this reason, there is no problem even if the instruction point is turned off. The instruction point will become a dummy point. NOP processing will be conducted when the instruction point is turned on during program execution.

One of these instructions should be created in each system. If there are multiple program files, this instruction is only needed in one file. If more than one of these instructions exists then operation cannot be guaranteed.

The contents of s1 can either be 0 or 1:

- 0: Initial start mode (Clears devices outside the latch range)
- 1: Hot start mode (The devices are not cleared but index registers and signal flow (Operation results) are cleared. In addition, the special relay SM and special register SD are preset.

The time in s2 is specified in seconds (0 bis 65535). When specifying 0, the initial start mode cannot be executed. If a number that exceeds 32767 is set, then please do it using a hexadecimal number.

Operation Error


In the following case an operation error occurs, the error flag SM0 is set, and an error code is stored in SD0:

When a value that exceeds the specificable range is set for s1 or s2 (Error code: 4104).

Program Example

STMODE

The following program starts up the CPU in the hot start mode when the power is turned on. When the power supply of the PLC was off for more than 10 seconds a initial start will be performed.



10.1.2 CGMODE

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				● ¹	

¹ For Q4AR only

Devices MELSEC Q

	Usable Devices										
		Devices n, User)	File- Register	MELSE(Direct	CNET/10 J__	Special Function Module	Index Register	Constants K, H (16#)	Other	Error Flag	Number of steps
	Bit	Word	negister	Bit	Word	U□\G□	Žn	к, п (10#)			
s	_	_	_			_	_	•	_	_	_

GX IEC Developer



GX Developer

```
[s.cgmode s]
```

Variables

Set Data	Meaning	Data Type
s	Operation mode setting	BIN 16-bit

Functions

Mode during switching from control system to standby system

CGMODE Operation mode setting

This instruction specifies whether the CPU devices will be cleared or not when control is switched from the control system to the standby system. This specification is made in s.

This instruction is changing from STOP to RUN when the power is turned on. For this reason there is no problem even if the instruction contact is turned off. The instruction contact becomes a dummy contact. NOP processing will be conducted when the instruction contact is turned on during program execution.

Only one of these instructions can be created in one system. Only create this instruction even if there are multiple program files. If more than one of these instructions exists then operation cannot be guaranteed.

The contents of s1 can either be 0 or 1:

- 0: Initial start mode (Clears devices outside the latch range)
- 1: Hot start mode (Devices and all signal flows (Operation results) are not cleared as in the initial start mode. Special relay SM and special register SD are preset

Operation Errors


In the following case an operation error occurs, the error flag SM0 is set, and an error code is stored in SD0:

When a value other than 0 or 1 is specified for s (Error code: 4104).

Program Example

CGMODE

This program starts up the CPU in hot start mode when switching from the control system to the standby system.



10.2 Instructions for data transfer

10.2.1 TRUCK

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				● ¹	


¹ For Q4AR only

Devices MELSEC Q

		Usable Devices										
		Internal (Systen		File-	MELSE(Direkt	CNET/10 J_N_	Special Function	Index Register	Constants	Other	Error Flag	Number of steps
		Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)			
-	s	_	● ¹	•	_	_	_	_	_	_	_	_

¹ Latched devices only

GX IEC Developer



GX Developer

```
[s.truck s]
```

Variables


Set Data	Meaning	Data type
s	Parameter block header device	BIN 16-bit

Functions Data transfer to the standby CPU of a redundant PLC System

TRUCK Data trucking instruction

Trucking is the function that transmits the data from the control system Q4ARCPU device memory to the standby system Q4ARCPU device memory.

The Q4ARCPU conducts device memory tracking following the parameter block data contents stored in the devices from that specified in s during the END processing for each scan executed by this instruction.



Only create one of these instructions in one system. Only create this instruction in one file even if there are multiple program files. If more than one of these instructions exists operation cannot be guaranteed.


The Q4ARCPU reads the parameter block contents at power-on or reset. (Therefore, if the parameter block contents are changed the system must be restarted up.) The parameter block is configured of multiple areas. The transfer of data in each area is controlled by one of the special relays SM1520 to SM1583.

When SM1520 is set the data specified in the first area is send to the standby system, SM1521 sends the 2nd area etc. Execute this instruction after setting the block special relays SM1520 to SM1583.

NOTE

For the TRUCK instruction the same transmission triggers (SM1520 to SM1583) can be used as for the SPREF instruction.

The parameter block has the following configuration:



Contents of the parameter block:

Total number of areas (n)

The parameter block is a collection of multiple setting areas. This sets how many areas are contained in the parameter block.

Number of settings in each area (m1 to mn)

Multiple settings are possible in one area. Each setting consists of the device code, the number of devices and address of the header device.

Setting areas

Each setting occupies 4 words:

1st word: Device code (see the following table)

Device	Code	Device	Code	Device	Code	Device	Code
Х	0	В	5	C ¹	10	Z	15
Υ	1	F	6	D	11	SB	16
М	2	V	7	W	12	SW	17
L	3	ST	8	R	13	SM	18
S	4	T ¹	9	ZR	14	SD	19

¹ For timer (T) and counter (C) the contact, the coil and the current value is included.

NOTE Devices specified as local devices are not trucked.

2nd word: Number of devices

Setting is done in either decimal or hexadecimal. The bit devices are set in multiples of 16.

3rd and 4th word: Header device number, low (L) and high (H)

The settings are done in two words in either decimal or hexadecimal. Bit devices are set either to 0 or in multiples of 16 (e.g. 0, 16, 32, ...).

NOTES

The following restrictions apply when setting parameter blocks:

- A maximum of 64 setting areas can exists in one parameter block (n <= 64).
- The total number of settings must not exceed 2048 (m1+m2+...mn <= 2048).
- When the number of settings (m1 to mn) is 0, the number of areas is set to 0. Setting to 0 the number of areas for which setting will not be done makes it possible to skip a area.
- The number of points in one block for which trucking can be done during one scan END processing is 48k words. If this number is exceeded an error will be detected and trucking cannot be executed.
- When specifying a bit device as the device for which trucking will be conducted, set the device number of points and header device No. to multiples of 16.
- When a timer or counter is specified as the device to be trucked, the following formula is used to calculate the actual number of devices that will be trucked.

Trucking device number of points = Set device number of points \times (1 + 1/8)

The "1" in parentheses represents the word information of present value data, the fraction "1/8" represents the bit information of contact or coil.

Modes for trucking

With the special relay SM1518 two types of trucking can be selected. The selection is valid after the scan END processing that turns SM1518 off/on.

a) Batch transmission mode (SM1518 = 0)

If the standby system is using the trucking memory when the trucking is executed, the control system will execute the trucking processing after waiting for the standby system process to end. If control system CPU generates trucking processing wait time, so this amount of time will increase the scan time.

Instructions for data transfer TRUCK

b) Repeat mode (SM1518 = 1)

If the standby system is using the trucking memory when trucking is executed, the control system will repeatedly conduct the following END processing without executing trucking processing. The following trucking requests cannot be received while trucking processing is being repeated. The control system CPU will not generate trucking processing wait time, so the scan time is not lengthened.

Trucking end flag

When a specified block trucking processing has been completed a special relay (SM1712 to SM1775) for each area is set for one program scan. (Area 1: SM1712, Area 2: SM1713 Area 64: SM1775)

Operation Errors

In the following cases an operation error occurs, the error flag SM0 is set, and an error code is stored in SD0:


- The file for the file register does not exist even when file register R is specified in the parameter block. (Error code: 2402)
- When a value that exceeds the specification allowable range is specified. (Error code: 4104)
- When the device number of points to be trucked exceeds 48k words. (Error code: 4104)

Program Example

TRUCK

The state of the relays M0 to M95 and M320 to M639 together with the contents of the data register D0 to D29 and D600 to D699 is transmitted to the standby system. The parameter block starts at R100 and contains two areas: In the first area the internal relays are specified and in the second area are settings for the transmission of the data register. The sending of these areas is triggered by the special relays SM1520 and SM1521.

Parameter block		Manufact	Remark		
Device	Contents	- Meaning	ne	шагк	
R100	2	Number of areas	_		
R101	2	Settings in area 1		_	
R102	2	Settings in area 2		_	
R103	2	Device code (2 = M)			
R104	96	Number of devices		Setting 1	
R105	0	Header device number (MO)		Setting 1	
R106	0	Header device number (M0)	Area 1		
R107	2	Device code (2 = M)	Aleai		
R108	320	Number of devices		Setting 2	
R109	320	Header device number (M220)		Setting 2	
R110	0	Header device number (M320)			
R111	11	Device code (11 = R)			
R112	30	Number of devices		Setting 1	
R113	0	Header device number (DO)	=	Octaing 1	
R114	0	Header device number (D0)	Area 2		
R115	11	Device code (11 = R)	Alea Z		
R116	100	Number of devices		Setting 2	
R117	600	Header device number (D600)		Jetting 2	
R118	0	Trieader device number (D000)			



Instructions for data transfer SPREF

10.2.2 SPREF

CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				● ¹	


¹ For Q4AR only

Devices MELSEC Q

		Usable Devices									
		al Devices em, User)	File-		CNET/10 J_N_	Special Function	Index Register	Constants	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)			
[;	: -	● ¹	•	_	_	_	_	_	_	_	_

¹ Latched devices only.

GX IEC Developer



GX Developer



Variables

Set Data	Meaning	Data Type
S	Parameter block header device	BIN 16-bit


Functions Buffer memory batch refresh instruction

S.SPREF Buffer memory refresh

With the SPREF instruction the buffer memory contents of one or even multiple special function modules is batch read or written.

NOTE

The buffer memory batch refresh instruction cannot be executed for the special function modules of remote I/O stations in MELSECNET (II), /B, /10 or the MELSECNET/MINI-S3.



In s the header device of a parameter block with settings for the data transfer is stored.


The parameter block contents should be set before the SPREF instruction is executed. The parameter block is configured of multiple areas. The transfer of data specified in each area is controlled by one of the special relays SM1520 to SM1583.

When SM1520 is set the data specified in the first area is read or written, with SM1521 the specifications in the 2nd area are executed etc. The special relays SM1520 to SM1583 must be set before the execution of the SPREF instruction.

NOTE

For the SPREF instruction the same transmission triggers (SM1520 to SM1583) can be used as for the TRUCK instruction.

The parameter block has the following configuration:



Instructions for data transfer SPREF

Contents of the parameter block:

Total number of areas (n)

The parameter block is a collection of multiple setting areas. Each of these areas stores information about read/write specification, device memory type, number of points, header No. etc. This sets how many areas are contained in the parameter block.

Number of settings in each area (m1 to mn)
 Multiple settings are possible in one area. Each setting consists of the following items.

Setting area

Each setting occupies 7 words of an area:

1st word: Module header I/O number

This specifies the header I/O No. for the object special function module. The setting is done with the first 2 digits when the number is expressed in a 3-digit hexadecimal number. (Example: A header I/O no. of X/Y100 is entered as 10H).

2nd word: Buffer memory address

Set the header address of the buffer memory in decimal or hexadecimal.

3rd word: read/write classification

The read/write classification sets whether to read or to write the buffer memory.

0 = Read (from buffer memory to the CPU), 1 = Write (from the CPU to the buffer memory)

4th word: Device code (see the following table)

Device	Code	Device	Code	Device	Code	Device	Code
Х	0	В	5	C ¹	10	Z	15
Υ	1	F	6	D	11	SB	16
М	2	-	-	W	12	SW	17
L	3	ST	8	R	13	SM	18
_	-	T ¹	9	ZR	14	SD	19

¹ For timer (T) and counter (C) only the current value is included.

5th word: Number of devices

Setting is done in either decimal or hexadecimal. The bit devices are set in multiples of 16.

6th and 7th word: Header device number, low (L) and high (H)

The settings are done in two words in either decimal or hexadecimal. Bit devices are set either to 0 or in multiples of 16 (e.g. 0, 16, 32, ...).

NOTES

The following restrictions apply when setting parameter blocks:

- A maximum of 64 setting areas can exists in one parameter block (n <= 64).
- The total number of settings must not exceed 2048 (m1+m2+...mn <= 2048).
- When the number of settings (m1 to mn) is 0, the number of areas is set to 0. Setting to 0 the number of areas for which setting will not be done makes it possible to skip a area.

Operation Errors

In the following case an operation error occurs, the error flag SM0 is set, and an error code is stored in SD0:

When a value that exceeds the specificable range is specified. (Error code: 4104)

Program Example

SPREF

The following program transfers data between the CPU and the buffer memory of two special function modules. For each module an area exists in the parameter block which is stored from File-Register R100 onwards:

 1st area: Communication with the special function module with the module header I/O address X/Y20

The specifications in this area are fulfilled when SM1520 is set.

The contents of the buffer memory addresses 0 to 3 is read and stored in the file registers R0 to R3.

The contents of the file register R10 and R11 is written to the buffer memory addresses 10 and 11 of the special function module.


 2nd area: Communication with the special function module with the module header I/O address X/Y100

The specifications in this area are fulfilled when SM1520 is set.

The contents of the buffer memory addresses 110 to 119 is read and stored in data registers D110 to D113.

The parameter block for this example contains the following constants:

Parameter block		Meaning	Po	mark
Device	Contents	Meaning	ne	IIIark
R100	2	Number of areas	_	
R101	2	Settings in area 1		_
R102	1	Settings in area 2		_
R103	2	Module header I/O number (X/Y20)		
R104	0	Buffer memory header address		
R105	0	Read/write classification (0 = Read)		
R106	13	Device code (13 = R)		Setting 1
R107	4	Number of devices		
R108	0	Header device number (PO)		
R109	0	Header device number (R0)	Area 1	
R110	2	Module header I/O number (X/Y20)	Alcai	
R111	10	Buffer memory header address		
R112	1	Read/write classification (1 = Write)		
R113	13	Device code (13 = R)		Setting 2
R114	2	Number of devices		
R115	10	Header device number (R10)		
R116	0	neader device number (n 10)		
R117	10	Module header I/O number (X/Y100)		
R118	110	Buffer memory header address		
R119	0	Read/write classification (0 = Read)		
R120	11	Device code (11 = D)	Area 2	Setting 1
R121	10	Number of devices		
R122	110	Header device number (D110)		
R123	0	Treader device number (D110)		



11 Instructions for Special Function Modules

Instructions	Function
Instructions for serial communication modules	Reading of received data in an interrupt program; Reading, registration or deletion of user frames; Transmission of data using user frames
Instructions for PROFIBUS/DP interface modules	Reading or writing of data from and to the buffer memory of a PROFIBUS/DP interface module
Instructions for ETHERNET interface modules	Writing and reading of data to and from fixed buffer; Opening and closing of connections, Clearing of error codes; Re-initialization of the ETHERNET interface module
Instructions for MELSECNET/10	Setting of stations for duplex network
Instructions for CC-Link	Parameter setting, Setting of automatic refresh parameters Reading of data from the buffer memory of an station connected to CC-Link or from the PLC CPU of this station; Writing of data to the buffer memory of an station connected to CC-Link or to the PLC CPU of this station; Reading and writing from and to the automatic updated buffer memory

11.1 Instructions for Serial Communication Modules

Function	MELSEC Instruction in MELSEC Editor	MELSEC Instruction in IEC Editor
Reading of received data from a QJ71C24 in an interrupt program	Z.BUFRCVS	BUFRCVS_M
Deading of year registered from a	G.GETE	GETE_M
Reading of user registered frames	GP.GETE	GETEP_M
Registration or deletion of user	G.PUTE	PUTE_M
registered frames	GP.PUTE	PUTEP_M
Transmission of user frames	G.PRR	PRR_M
Transmission of user frames	GP.PRR	PRRP_M

11.1.1 **BUFRCVS**


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
					•

Devices MELSEC Q

				ı	Jsable Dev	ices					
			File-		MELSECNET/10 Direct J□N□		Index Register	Constants K, H (16#)	Other	Error Flag	Number of steps
	Bit	Word	Word Register Bit Word	Word	Module U□\G□	Žn	к, п (10#)				
s	_	•	•	_	_	_	_	_	_	SM0	
d.	•	•	•	_	_	_	_	_	_	SIVIU	

GX IEC Developer



GX Developer

```
Z.BUFRCVS "Un" s1 d1
```

Variables

Set Data	Meaning			Range	Contents is stored by	Data Type	
"Un"	(The uppe	r two digits of an a	al communication module ddress expressed as a 3-digit ess X/Y100 is set as "U10")	0 to FE _H	Haar	BIN 16-bit	
s1	Reception 1: Channe 2: Channe			1 or 2	User		
	Head num	ber of the devices					
	Set Data	Meaning	Range	Contents is stored by			
d1	(d1)+0 Data length		Length of the received data The unit (bytes or words) is set in the parameters.			Address	
	(d1)+1 to (d1)+n	Received data	In this area the data read from the receive area of the buffer memory is stored sequencely in ascending order.	_	System		

Functions

Reading of received data from the QJ71C24


BUFRCVS Data read

The BUFRCVS instruction reads data sent from an external device to the communication module QJ71C24 from the buffer memory of the QJ71C24 and stores the data in the CPU module.

The BUFRCVS instruction can identify the address of the reception area in the buffer memory and read relative receive data to the area designated with d1.

When the data transfer is completed, the reception data read request (X3/XA) or the reception abnormal detection signal (X4/XB) is turned off automatically. It is not necessary to turn on the reception data completion signal (Y1/Y8) when received data is read by the BUFRCVS instruction

The BUFRCVS instruction is used by an interrupt program and its processing is completed in one scan. The following figure shows the timing when the BUFRCVS instruction is being executed:



NOTES

When received data is read with a BUFRCVS instruction in an interrupt program, the data of the same interface can not be read again in the main program. Thus the BUFRCVS instruction cannot used together with the following instructions:

- the INPUT instruction
- the BIDIN instruction
- the FROM instruction in combination with input/output signals of the communication module

The BUFRCVS and the CSET instruction cannot be executed at the same time.

The area specified with d1 in the PLC CPU must be large enough to store all data sent from the external device. If this area is to small, the data that can not be stored, is lost.

Operation Errors

When the BUFRCVS instruction is completed abnormally, the error flag SM0 is set, and an error code is stored in SD0. For more information about the error codes please refer to the following manuals:


- When the error code is 4FFF_H or less, please refer to chapter 13 of this manual for error diagnostics.
- When the error code is 7000_H or higher, please refer to the user's manual of the serial communication module QJ71C24.

If an error occurs during data reception (indicated by the input signals X4 and XB), the error code is written to the buffer memory addresses $258_{\rm H}$ and $268_{\rm H}$ of the communication module and can be used for diagnostics.

Program Example

BUFRCVS

The following program reads the data received via channel 1 of a QJ71C24 with the head address X/Y0 and stores the data from D200 onward. Only channel 1 issues an interrupt. When data is received, the interrupt program 50 (I50) is processed. The internal relays M100 and M101 are used as interface with the main program. If data was received correctly, M100 is set. When an error occurs during reception of the data, M101 is set. Both relays are reset in the main program.



11.1.2 GETE, GETEP


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	•

Devices MELSEC Q

				ι	Jsable Devi	ices					
		Devices 1, User)	File- Register	MELSE(Direct		Special Function Module	Index Register	Constants K, H (16#)	Other	Error Flag	Number of steps
	Bit	Word	negister	Bit	Word	U□\G□	Zn	κ, 11 (10π)			
s1	_	•	•	_	_	_	_		_		
s2	_	•	•	1	_	_	1	1		SM0	
d	•	•	•	_	_	_	_	_	_		

GX IEC Developer



GX Developer

```
G.GETE Un s1 s2 d ]
```

Variables


Set Data	Meaning			Range	Contents is stored by	Data Type
Un	(The uppe	er two digits of an a	al communication module ddress expressed as a 3-digit ss X/Y100 is set as "U10")	0 to FE _H	User	BIN 16-bit
	Head num	ber of the devices				
	Set Data	Meaning	Description	Range	Contents is stored by	
	(s1)+0	Dummy	Used by the system	0	_	
s1	(s1)+1	Read result	Indicates whether an error has occured during execution of the instruction: 0000 _H : No error Any value other than 0000 _H : An error has occured and the stored value is an error code.		System	
	(s1)+2	Frame number	Number of the user frame	1000 to 1199		
	Number of bytes to read		Max. number of bytes of the user frame that can be stored in the area specified by s2	1 to 80	User	
	Number of read bytes		Number of bytes of the user frame that has been read	1 to 80	System	
s2	Head num	ber of the devices		User System	Address	
		which is set for one nal completion of the	e scan after completion of the GETE e instruction.	instruction. (d	d)+1 indicates	
	Set Data	Meaning	Description	Range	Contents is stored by	
d	(d)+0	Instruction completed	Indicates the completion of the GETE instruction ON: Instruction completed OFF: Instruction not completed	_	Sustans	Bit
	(d)+1	Instruction completed with error	Indicates the abnormal completion of the GETE instruction. ON: Abnormal completion OFF: Normal completion	_	- System	

Functions Reading

Reading of user registered frames

GETE Data read

The GETE instruction reads data from a user frame in a serial communication module and stores the data in the PLC CPU. The head address of the communication module is specified with Un.




During GETE instruction execution, another GETE or PUTE instruction cannot be executed. If an attempt is made to execute a GETE or PUTE instruction during execution of a GETE instruction, the system waits until the execution of the instruction already being processed is completed.

Whether the execution of the GETE instruction has been finished can be checked with the devices (d)+0 and (d)+1:

- The bit device (d)+0 turns ON at the END processing of the scan in which the GETE instruction has been completed and turns OFF at the next END processing.
- The bit device (d)+1 indicates an error during execution of the GETE instruction. When the instruction is completed normal, this device stays OFF. When an error occurs during execution of the GETE instruction, (d)+1 turns ON at the END processing of the scan in which the GETE instruction has been completed and turns OFF at the next END processing.

The following figure shows the timing when the GETE instruction is being executed:



Operation Errors

When an error occurs during execution of the GETE instruction, the bit device (d)+1 is set and an error code is written to (s1)+1. For more information about the error codes please refer to the following manuals:


- When the error code is 4FFF_H or less, refer to chapter 13 of this manual for error diagnostics.
- When the error code is 7000_H or higher, you will find more information in the user's manual
 of the serial communication module.

Program Example

GETE

The following program reads data of the user frame with the number 3E8_H from a QJ71C24 and stores the data in the QCPU from data register D4 onward. The communication module occupies the input/output signals from X/Y80 to X/Y9F.


IEC editors



NOTE

For the IEC editors it is neccessary to define the variables in the header of the program organization unit (POU). Without variable definition it would cause compiler or checker error messages. For details see chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

 MELSEC instruction list and ladder diagram of the GX Developer
 For explanation of the devices and instructions used please see the program example for the ladder diagram of the GX IEC Developer on the previous page.



11.1.3 PUTE, PUTEP


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	•

Devices MELSEC Q

				ι	Jsable Devi	ices					
		Devices n, User)	File- Register	MELSE(Direct		Special Function Module	Index Register	Constants K, H (16#)	Other	Error Flag	Number of steps
	Bit	Word	negistei	Bit	Word	U□\G□	Žn	к, п (10#)			
s1	_	•	•	_		_	_		_		
s2	_	•	•			_		1	_	SM0	
d	•	•	•	_	_	_	_	_	_		

GX IEC Developer



GX Developer

```
[G.PUTE Un s1 s2 d]
```

Variables

Set Data	Meaning			Range	Contents is stored by	Data Type	
Un	(The uppe	r two digits of an ac	al communication module ddress expressed as a 3-digit ss X/Y100 is set as "U10")	0 to FE _H	User	BIN 16-bit	
	Head num	ber of the devices t	hat store control data				
	Set Data	Meaning	Description	Range	Contents is stored by		
	(s1)+0	Selection: Register or delete user frame	Designate whether to register or to delete the user frame specified by (s1)+2: 1: Register 3: Delete	1 or 3	User		
s1	(s1)+1 Register/delete result		Indicates whether an error has occured during execution of the instruction: 0000 _H : No error Any value other than 0000 _H : An error has occured and the stored value is an error code.	_	System	BIN 16-bit	
	(s1)+2	Frame No.	Number of the user frame to register or to delete	1000 to 1199			
	(s1)+3	Number of bytes to register	Number of bytes of the user frame to be registered. Please set also a value between 1 and 80 as dummy when deleting a user frame [(s1)+0 = 3].	1 to 80	User		
s2	Head num	ber of the devices t	that store the data to be registered.		User	Address	
		which is set for one	e scan after completion of the PUTE e instruction.	instruction. (d	d)+1 indicates		
	Operand	Meaning	Description	Range	Contents is stored by		
d	(d)+0	Instruction completed	Indicates the completion of the PUTE instruction ON: Instruction completed OFF: Instruction not completed	_	Sustans	Bit	
	(d)+1	Instruction completed with error	Indicates the abnormal completion of the PUTE instruction ON: Abnormal completion OFF: Normal completion	_	System		

Functions Registration or deletion of user frames

PUTE Register or delete user frames


The PUTE instruction is used to register or delete user frames in a serial communication module. The head address of the serial communication module is specified with Un.

Registering a user frame

When registering a user frame, write "1" to the device designated with (s1)+0. Data from the devices starting with the device designated by s2 will be registered in accordance with the control data.

Since each device can store two bytes of data, the number of necessary devices equals half the number of data bytes.

If for instance six bytes are to be registered in a user frame, two additional devices must be reserved after s2:



Deletion of a user frame

To delete the user frame, whose number is written in (s1)+2, write "3" to the device designated with (s1)+0.


Although the number of bytes [(s1)+3] and the area specified with s2 are not used during deletion, these settings are required for the PUTE instruction format. Write any value between 1 and 80 to the device designated by (s1)+3 and choose a dummy for s2.

Operation conditions

During execution of a PUTE instruction, it is not possible to execute another PUTE or GETE instruction. If an attempt is made to execute one of these instructions when a PUTE instruction is already being executed, the system waits until the execution of the instruction already being processed is completed.

Whether the execution of the PUTE instruction has been finished or not can be checked with the devices (d)+0 and (d)+1:

- The bit device (d)+0 turns ON with the END processing of the scan in which the PUTE instruction has been completed and turns OFF at the next END processing.
- The bit device (d)+1 indicates an error during execution of the PUTE instruction. When the instruction is completed normal, this device stays OFF. When an error occurs during execution of the PUTE instruction, (d)+1 turns ON at the END processing of the scan in which the PUTE instruction has been completed and turns OFF at the next END processing.



The following figure shows the timing for the PUTE instruction:

Operation Error

When an error occurs during execution of the PUTE instruction, the bit device (d)+1 is set and an error code is written to (s1)+1. For more information about the error codes please refer to the following manuals:

- When the error code is 4FFF_H or less, please refer to chapter 13 of this manual for error diagnostics.
- When the error code is 7000_H or higher, please refer to the user's manual of the serial communication module.

Program Example


PUTE


The following program registers data to the user frame with the number 3E8_H. A QJ71C24 is used as communication module. It occupies the input/output signals from X/Y80 to X/Y9F.

NOTE


When using the IEC editors it is neccessary to define the variables in the header of the program organization unit (POU). Without variable definition it would cause compiler or checker error messages. For details see chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

IEC editors





 MELSEC instruction list and ladder diagram of the GX Developer
 For explanation of the devices and instructions used please see the program example for the ladder diagram of the GX IEC Developer on the previous pages.



			MELSEC	C Instruct	ion List
MELSEC	LD PLS	X50 M50			
MELSEC	LD MOV MOV MOV MOV MOV MOV MOV TO G.PUTE	M50 K1 D0 H3E8 D2 K10 D3 H3946 D4 H3030 D6 H3030 D6 H4646 D7 H3030 D8 H8 H20 U8 D0	00 K1	K1 M0	
MELSEC	MPP AND	M1 n, write the instri			e PUTE instruction has been completed normally. cuted when the PUTE instruction has been completed

11.1.4 PRR, PRRP


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	•

Devices MELSEC Q

				ı	Jsable Dev	ices					
	Internal Devices (System, User)		File-		MELSECNET/10 Direct J□N□		Index Register	Constants K, H (16#)	Other	Error Flag	Number of steps
	Bit	Word Register Bit Word	Word	Module U□\G□	Žn	к, п (10#)					
S1	_	•	•	_	_	_	_	_	_	SM0	
d.	•	•	•	_	_	_	_	_	_	SIVIU	

GX IEC Developer



GX Developer

```
G.PRR Un s d ]
```

Variables

Set Data	Meaning			Range	Contents is stored by	Data Type		
Un	(The uppe	r two digits of an ac	al communication module ddress expressed as a 3-digit ss X/Y100 is set as "U10")	0 to FE _H	User	BIN 16-bit		
s	Head number of the devices that store control data.							
	Set Data	Meaning	Description	Range	Contents is stored by			
	(s)+0	Transmission channel	Designation of the channel used to transmit data 1: Channel 1 (CH1) 2: Channel 2 (CH2)	1 or 2	User			
	(s)+1	Transmission result	Indicates whether an error has occured during execution of the instruction: 0000 _H : No error Any value other than 0000 _H : An error has occured and the stored value is an error code.	_	System	Address		
	(s)+2	Addition of CR/LF	Designate whether or not to add CR/LF to the transmission data 0: Do not add CR/LF 1: Add CR/LF	0 or 1				
	(s)+3	Transmission pointer	Pointer to the first address of the device area which stores the data to be transmitted.	1 to 100	User			
	(s)+4	Number of user frames	Designation of the number of user frames to be transmitted.					
d	Bit device which is set for one scan after completion of the PRR instruction. (d)+1 indicates an abnormal completion of the instruction.							
	Set Data	Meaning	Description	Range	Contents is stored by			
	(d)+0	Instruction completed	Indicates the completion of the PRR instruction ON: Instruction completed OFF: Instruction not completed	_	Contant	Bit		
	(d)+1	Instruction completed with error	Indicates the abnormal completion of the PRR instruction ON: Abnormal completion OFF: Normal completion	_	System			

Functions Transmission of user frames

PRR Transmit user frames

The PRR instruction transmits data using user frames to the communication module designated by Un. Information about the processing of the instruction are stored from the device designated by s. The contents of the user frames has to be set in the communication module before the PRR instruction is executed.

While a PRR instruction is being executed the following instructions cannot be executed for the same channel of the commnication module:


OUTPUT instruction, ONDEMAND instruction, BIDOUT instruction and other PRR instructions.

If an attempt is made to execute any of the above instructions while an PRR instruction is being executed, the system waits until the PRR instruction already being executed is completed.

Whether the execution of the PRR instruction has been finished can be checked with the devices (d)+0 and (d)+1:

- The bit device (d)+0 turns ON with the END processing of the scan in which the PRR instruction has been completed and turns OFF at the next END processing.
- The bit device (d)+1 indicates an error during execution of the PRR instruction. When the instruction is completed normal, this device stays OFF. When an error occurs during the execution of the PRR instruction, (d)+1 turns ON at the END processing of the scan in which the PRR instruction has been completed and turns OFF at the next END processing.

The following figure shows the timing for the PRR instruction:



Operation Error

When an error occurs during execution of the PUTE instruction, the bit device (d)+1 is set and an error code is written to (s1)+1. For more information about the error codes please refer to the following manuals:

- When the error code is 4FFF_H or less, please refer to chapter 13 of this manual for error diagnostics.
- When the error code is 7000_H or higher, please refer to the user's manual of the serial communication module.

Program Example

PRR


The program for this example transmits data and the first five user frames. The communication module QJ71C24 is used. It occupies the input/output signals from X/Y80 to X/Y9F. The following data registers are used in the program:

Data register	Contents	Meaning			
D0	0004 _H	Number of bytes to send			
D1 3412 _H		Date to be cond			
D2	AB56 _H	Data to be send			
D5	03F2 _H				
D6	03F3 _H				
D7	8001 _H	North and of the consequence			
D8	8000 _H	Numbers of the user frames			
D9	041B _H				
D10	0000 _H				
D11	0001 _H	(s)+0	Interface: CH1		
D12	0000 _H or error code	(s)+1	Transmission result		
D13	0000 _H	(s)+2	CR/LF is not added		
D14	0001 _H	(s)+3	Transmission pointer		
D15	0005 _H	(s)+4	Number of data frames to transmit		


NOTE

When using the IEC editors it is neccessary to define the variables in the header of the program organization unit (POU). Without variable definition it would cause compiler or checker error messages. For details see chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

IEC editors
 Ladder Diagram of the GX IEC Developer (part 1)




Ladder Diagram of the GX IEC Developer (continued)



IEC Instruction List

LD PLS_M	X50 M50			
	M50 X9E X9F 4, 16#1234, 16#56AB, D0, 16#3F2, 16#8001, 16#8000, 16#41B, 16#0, D5,	D2 16#0008, 16#0400 D5 D6 D7		For an explanation of the devices and instructions used please see the above ladder diagram.
LD MOV_M MOV_M MOV_M MOV_M MOV_M PRR_M	M50 1, 0, 16#0, 16#1, 16#5, 8,	D11 D12 D13 D14 D15 var_D11,	M0	
LD AND	М0 [.] М1	on will be executed w	hen the PF	RR instruction has been completed normally.

 MELSEC instruction list and ladder diagram of the GX Developer
 For explanation of the devices and instructions used please see the program example for the ladder diagram of the GX IEC Developer.



			ME	LSEC I	nstructio	n List
	LD PLS	X50 M50				
MELSEC						
MELSEC	LD AND ANI MOV MOV TO MOV MOV MOV MOV MOV MOV MOV MOV TO	M50 X9E X9F K4 H1234 H56AB H8 H3F2 H3F3 H8001 H8000 H41B H0 H8	D0 D1 D2 H400 D5 D6 D7 D8 D9 D10 H0BA	D0 D5	K3 K6	
MELSEC	LD MOV MOV MOV MOV G.PRR	M50 K1 K0 H0 H1 H5 U8	D11 D12 D13 D14 D15 D11	MO		
MELSEC	MPP AND	M1 ion, write the ins				e PRR instruction has been completed normally.

11.2 Instructions for PROFIBUS/DP interface modules

Function	MELSEC Instruction in MELSEC Editor	MELSEC Instruction in IEC Editor
Reading of data from the buffer	G.BBLKRD	BBLKRD_M
memory of a PROFIBUS/DP interface module	GP.BBLKRD	BBLKRDP_M
Writing of data to the buffer memory	G.BBLKWR	BBLKWR_M
of a PROFIBUS/DP interface module	GP.BBLKWR	BBLKWRP_M

11.2.1 BBLKRD, BBLKRDP


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
					•


Devices MELSEC Q

				l	Jsable Devi	ices					
		Devices n, User)	File-	MELSE(Direct		Special Function Module	Index Register	Constants K, H (16#)	Other		Number of steps
	Bit	Word	Register	Bit	Word	U□NG□	Žn	κ, π (10π)			
n1	_	•	•		_	_	_	•	-		
d	_	•	•		_	_	_			SM0	
n2	_	•	•	_	_	_	_	•	_		

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type
Un	Head I/O number of the PROFIBUS interface module on the base unit	
n1	Head address of the buffer memory of the PROFIBUS interface module from where the reading of the data is started.	BIN 16-bit
d	Head address of the device area in the PLC CPU where the read data is stored	Device name
n2	Number of data to read	BIN 16-bit

Functions

Reading of data from the buffer memory of a PROFIBUS interface module

BBLKRD / BBLKRDP Reading of data

The BBLKRD instruction is used to read data from the buffer memory of the PROFIBUS interface modules QJ71PB92D and QJ71PB93D. While reading, data separation is prevented.

The QJ71PB93 must be prepared for the BBLKRD instruction by setting of the output signal Y0A. When the PROFIBUS module in turn sets the input signal X0A, the BBLKRD instruction can be executed. The output signal Y0A must be reset when the reading of the buffer memory is completed.

Allowable ranges and designation of the devices:

- Un (Head I/O address of the PROFIBUS interface module): 0 to FF_H
 (Only the upper two digits of the 3-digit-address are used. E. g. the head address X/Y100 is set as 10_H.)
- n1 (Head address in the buffer memory): The specified address must be exist.
- d (Head address of the target area): The designated device must be exist.
- n2 (Number of data to read)
 For a QJ71PB92D: 1 to 960 words (1 to 3C0_H)
 For a QJ71PB93D: 1 to 122 words (1 to 7A_H)

NOTES

Only a single BBLKRD instruction can be executed in one scan.

The BBLKRD and the BBLKWR instruction (chapter 11.2.2) are working independently.

The transmision delay time increases when the BBLKRD instruction is used.

The BBLKRD instruction is not executed when the output module has not been set in the data module setting in the master station parameter.


Operation Error

In the following cases an operation error occurs, the error flag SM0 is set, and an error code is stored in SD0:

- When a value that exceeds the specificable range is set for the set data (error code: 4101).
- By the addition of the head address of the buffer memory designated by n1 and the number of data to be read designated by n2 the size of the buffer memory is exceeded (error code: 4101).
- The number of data to be read (designated by n2) is larger than the available device area starting with the head address designated by d (error code: 4101).

BBLKRDP

When the relay M10 is set, 122 words of data are read from the buffer memory of the PROFIBUS interface module with the head I/O address X/Y0. The reading is started at the buffer memory address 0 while the storage of the data is started from register D0 onward.



11.2.2 BBLKWR, BBLKWRP


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
					•


Devices MELSEC Q

				l	Jsable Devi	ices					
	Internal (Systen		File-	MELSE(Direct		Special Function Module	Index Register	Constants K, H (16#)	Other		Number of steps
	Bit	Word	Register	Bit	Word	U□NG□	Žn	κ, π (10π)			
n1	_	•	•		_	_		•	-		
s	_	•	•	1	_	_		1		SM0	
n2	_	•	•	_	_	_	_	•	_		

GX IEC Developer



GX Developer



Set Data	Meaning	Data Type
Un	Head I/O number of the PROFIBUS interface module on the base unit	
n1	Head address of the buffer memory of the PROFIBUS interface module from where the writing of the data is started.	BIN 16-bit
s	Head address of the device area in the PLC CPU where the data is stored that is to be send to the PROFIBUS interface module.	Device name
n2	Number of data to be send to the PROFIBUS interface module	BIN 16-bit

Functions

Writing of data to the buffer memory of a PROFIBUS interface module

BBLKWR / BBLKWRP Writing of data

The BBLKWR instruction writes data to the buffer memory of the PROFIBUS interface modules QJ71PB92D and QJ71PB93D. Data separation is prevented during the write operation.

The QJ71PB93 must be prepared for the BBLKWR instruction by setting of the output signal Y0B. When the PROFIBUS module in turn sets the input signal X0B, the BBLKWR instruction can be executed. After completion of the writing to the buffer memory the output signal Y0B must be reset.

Allowable ranges and designation of the devices:

- Un (Head I/O address of the PROFIBUS interface module): 0 to FF_H
 (Only the upper two digits of the 3-digit-address are used. E. g. the head address X/Y100 is set as 10_H.)
- n1 (Head address in the buffer memory): The specified address must be exist.

The head address for the QJ71PB93 has an offset of $100_{\rm H}$. Thus, $100_{\rm H}$ must be subtracted from the desired head address when designating n1. For example the head address $100_{\rm H}$ is specified as $_{\rm u}0_{\rm H}$ and the head address $120_{\rm H}$ is specified as $_{\rm u}20_{\rm H}$.

- d (Head address of the source area): The designated device must be exist.
- n2 (Number of data to write)

For a QJ71PB92D: 1 to 960 words (1 to $3C0_H$) For a QJ71PB93D: 1 to 122 words (1 to $7A_H$)

NOTES

Only a single BBLKWR instruction can be executed in one scan.

The BBLKRD and the BBLKWR instruction (chapter 11.2.1) are working independently.

The transmision delay time increases when the BBLKWR instruction is used.

The BBLKRD instruction is not executed when the input module has not been set in the data module setting in the master station parameter.


Operation Error

In the following cases an operation error occurs, the error flag SM0 is set, and an error code is stored in SD0:

- When a value that exceeds the specificable range is set for the set data. (error code: 4101).
- By the addition of the head address of the buffer memory designated by n1 and the number of data to write (designated by n2) the size of the buffer memory is exceeded (error code: 4101).
- The number of data to be write (designated by n2) is larger than the available device area starting with the head address designated by d (error code: 4101).

BBLKWRP

After the relay M10 is set, the contents of the data registers D0 to D121 (122 words) is written to the input area of the PROFIBUS/DP slave module QJ71PB93D. The input area starts at the buffer memory address $100_{\rm H}$. Please note that the head address designated by n1 is specified with " $0_{\rm H}$ " in this case. The head I/O number of the PROFIBUS/DP slave module is X/Y0.



11.3 Instructions for ETHERNET interface modules

Function	MELSEC Instruction in MELSEC Editor	MELSEC Instruction in IEC Editor
Reading of received data from fixed	ZP.BUFRCV	BUFRCV_M
buffers	Z.BUFRCVS	BUFRCVS_M
Sending of data to fixed buffers	ZP.BUFSND	BUFSND_M
Opening of a connection	ZP.OPEN	OPEN_M
Closing of a connection	ZP.CLOSE	CLOSE_M
Clearing of error information	ZP.ERRCLR	ERRCLR_M
Reading of error information	ZP.ERRRD	ERRRD_M
Reinitialization of a ETHERNET interface module	ZP.UINI	UINI_M

11.3.1 BUFRCV


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
					•

Devices MELSEC Q

	Usable Devices										
		Devices n, User)	File-		CNET/10 J_N_	Special Function Module	Index Register	Constants	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	U_\G_	Žn	K, H (16#)			
s1	_	•	•	_	_	_	_	•	_		
s2		•	•		_	_	_	1	-		
d1		•	•	_	_	_	_		_		
d2	•	•	•	_	_	_	_	_	_		

GX IEC Developer



GX Developer

```
ZP.BUFRCV "Un" s1 s2 d1 d2 }
```


Set Data	Meaning			Range	Contents is stored by	Data Type		
"Un"	(The uppe	r two digits of an ac	ERNET interface module ddress expressed as a 3-digit ss X/Y100 is set as "U10")	0 to FE _H	User	BIN 16-bit		
s1	Connectio	n number		1 to 16				
	Head num	ber of the devices	where control data for execution of th	nis instruction				
	Set Data	Meaning	Description	Range	Contents is stored by			
	(s2)+0	System area	Used by the system					
s2	(s2)+1	Execution result of the instruction	Indicates whether an error has occured during execution of the instruction: 0000 _H : No error Any value other than 0000 _H : An error has occured. The stored value is an error code which is explained either in the user's manual of the ETHERNET interface module or in chapter 13 of this manual.	_	System	BIN 16-bit		
	Head number of the device area where the received data is stored.							
	Set Data	Meaning	Description	Range	Contents is stored by			
	(d1)+0)+0 Length of the received data	With procedure (binary data): Number of words read from the fixed buffer	1 to 1017 words		BIN 16-bit		
d1			With procedure (ASCII data): Number of words read from the fixed buffer	1 to 508 words	Sustam			
			Without procedure (binary data): Number of bytes read from the fixed buffer	1 to 2016 bytes	System			
	(d1)+1 to (d1)+n	Received data	In this area the data read from the fixed buffer is stored sequentially in ascending order.	_				
			e scan after completion of the BUFRO etion of the instruction.	CV instruction	n. (d)+1			
	Set Data	Meaning	Description	Range	Contents is stored by			
d2	(d2)+0	Instruction completed	Indicates the completion of the BUFRCV instruction ON: Instruction completed OFF: Instruction not completed	В		Bit		
	Instruction completed with		Indicates the abnormal completion of the BUFRCV instruction ON: Abnormal completion OFF: Normal completion	_	System			

Functions

Reading of received data from fixed buffer (Execution of the instruction in the main program)

BUFRCV Data read


With the BUFRCV instruction, Data sent by an external Station to an ETHERNET interface module via fixed buffer communication can be read from the ETHERNET module and stored in the PLC CPU. The BUFRCV instruction is executed in the main program, whereas the BUFRCVS instruction is used in an interrupt program. Where the data should be stored is specified with d1:



Whether the execution of the BUFRCV instruction has been finished can be checked with the devices (d2)+0 and (d2)+1:

- The bit device (d2)+0 turns ON with the END processing of the scan in which the BUFRCV instruction has been completed and turns OFF at the next END processing.
- The bit device (d2)+1 indicates an error during execution of the BUFRCV instruction. When the instruction is completed normal, this device stays OFF. When an error occurs during the execution of the BUFRCV instruction, (d2)+1 turns ON at the END processing of the scan in which the BUFRCV instruction has been completed and turns OFF at the next END processing.

The timing for the PRR instruction is shown in the following figure:



The BUFRCV instruction can be executed when the ETHERNET interface module indicates that data has been received. One bit is reserved in the buffer memory address $5005_{\rm H}$ for each of the 16 possible connections and is set when data has been received.

NOTE

It is not possible to read received data of the same connection with the BUFRCV instruction in the main programm and the BUFRCVS instruction in an interrupt program.

Operation Error


When the BUFRCV instruction is completed abnormally, the bit device (d2)+1 is set, and an error code is stored in (s2)+1. For more information about the error codes please refer to the following manuals:

- When the error code is 4FFF_H or less, you will find more information in chapter 13 of this manual
- When the error code is C001_H or higher, please refer to the user's manual of the ETHERNET interface module.

BUFRCV

The following program reads received data from the fixed buffer for connection number 1. The input/output points X/Y0 to X/Y1F are occupied by the ETHERNET module.


 IEC editors (This program example is shown on the next page for the MELSEC instruction list and the ladder diagram of the GX Developer.)



NOTE

For the IEC editors it is neccessary to define the variables in the header of the program organization unit (POU). Without variable definition it would cause compiler or checker error messages. For details see chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

 MELSEC instruction list and ladder diagram of the GX Developer
 For explanation of the devices and instructions used please see the program example for the ladder diagram of the GX IEC Developer on the previous page.



11.3.2 **BUFRCVS**


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
					•

Devices MELSEC Q

	Usable Devices										
		Devices n, User)	File- Register	MELSE(Direct	CNET/10 J_N_	Special Function Module	Index Register	Constants K, H (16#)	Other	Error Flag	Number of steps
	Bit	Word	negister	Bit	Word	U□\G□	Žn	к, п (10#)			
s1	_	•	•	_	_	_	_	•	_	SM0	
d1	_	•	•	_	_	_	_	_	_	SIVIU	

GX IEC Developer



GX Developer

```
Z.BUFRCVS "Un" s1 d1 }
```


Set Data	Meaning			Range	Contents is stored by	Data Type
"Un"	(The uppe	r two digits of an ac	ERNET interface module ddress expressed as a 3-digit ss X/Y100 is set as "U10")	0 to FE _H	User	BIN 16-bit
s1	Connectio	n number	1 to 16			
	Head num	ber of the device a	d.			
	Set Data	Meaning	Description	Range	Contents is stored by	
		Length of the received data (Number of word or bytes read from the fixed buffer)	With procedure (binary data):)	1 to 1017 words	System	
d1	(d1)+0		With procedure (ASCII data):	1 to 508 words		BIN 16-bit
			Without procedure (binary data):	1 to 2016 bytes		
	(d1)+1 to (d1)+n	Received data	In this area the data read from the fixed buffer is stored sequentially in ascending order.	_		

Functions


Reading of received data from fixed buffer (Execution of the instruction in an interrupt program)

BUFRCVS Data read

With the BUFRCVS instruction, Data sent by an external Station to an ETHERNET interface module via fixed buffer communication can be read from the ETHERNET module and stored in the PLC CPU. The BUFRCVS instruction is executed in an interrupt program, whereas the BUFRCV instruction is used in the main program. Where the data should be stored is specified with d1:



The processing of the BUFRCVS instruction is completed within one scan. The following figure shows the timing of the BUFRCVS instruction:



In order to read receive data with an interrupt program, it is necessary to perform both the interrupt settings and interrupt pointer settings with parameter settings of GX (IEC) Developer.

NOTES

It is not possible to read received data of the same connection with the BUFRCV instruction in the main programm and the BUFRCVS instruction in an interrupt program.

The BUFRCVS instruction can also used for an serial communication module QJ71C24 (see chapter 11.1.1).


Operation Error

When the BUFRCV instruction is completed abnormally, the error flag SM0 is set, and an error code is stored in SD0. For more information about the error codes please refer to the following manuals:

- When the error code is 4FFF_H or less, you will find more information in chapter 13 of this manual.
- When the error code is C001_H or higher, please refer to the user's manual of the ETHERNET interface module.

BUFRCVS

The following program reads received data from the fixed buffer for connection number 2. The head I/O number of the ETHERNET module is X/Y0.



11.3.3 BUFSND


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
					•

Devices MELSEC Q

	Usable Devices										
		Devices n, User)	File-		CNET/10 J_N_	Special Function Module	Index Register	Constants	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	U□\G□	Žn	K, H (16#)			
s1	_	•	•	_	_	_	_	•	_		
s2		•	•	1	_	_		l			
s3		•	•	_	_	_	_				
d1	•	•	•	_	_	_	_	_	_		

GX IEC Developer



GX Developer

```
ZP.BUFSND "Un" s1 s2 s3 d1
```


Set Data	Meaning			Range	Contents is stored by	Data Type				
"Un"	(The uppe	r two digits of an ac	ERNET interface module ddress expressed as a 3-digit ss X/Y100 is set as "U10")	0 to FE _H	User	BIN 16-bit				
s1	Connectio	n number		1 to 16						
	Head num	ber of the devices	where control data for execution of th	nis instruction	is stored.					
	Set Data	Meaning	Description	Range	Contents is stored by					
	(s2)+0	System area	Used by the system							
s2	(s2)+1 Execution result of the instruction		Indicates whether an error has occured during execution of the instruction: 0000 _H : No error Any value other than 0000 _H : An error has occured. The stored value is an error code which is explained either in the user's manual of the ETHERNET interface module or in chapter 13 of this		System	BIN 16-bit				
	Head number of the devices where the send data is stored.									
	Head num	iber of the devices v		Osmtomto is						
	Set Data Meaning		Description	Range	Contents is stored by					
	(s3)+0	Length of the data to be send	Designation of the amount of data that is to be transferred to the fixed buffer when a procedure (binary data) is used for communication.	1 to 1017 words		BIN 16-bit				
s3			Designation of the amount of data that is to be transferred to the fixed buffer when a procedure (ASCII data) is used for communication.	1 to 508 words	User					
			Designation of the amount of data that is to be transferred to the fixed buffer when a non procedure protokoll (binary data) is used for communication.	1 to 2046 bytes						
	(s3)+1 to (s3)+n	Data to be send	The data stored in this are is send to the ETHERNET module.	_						
			scan after completion of the BUFSI etion of the instruction.	ND instruction	n. (d)+1					
	Set Data	Meaning	Description	Range	Contents is stored by					
d1	(d1)+0	Instruction completed	Indicates the completion of the BUFSND instruction ON: Instruction completed OFF: Instruction not completed	_	Systom	Bit				
	(d1)+1	Instruction completed with error	Indicates the abnormal completion of the BUFSND instruction ON: Abnormal completion OFF: Normal completion	_	System					

Functions

Sending of data to fixed buffer

BUFSND Data send


Data which is to be send through fixed buffer communication to an external device connected to an ETHERNET interface module is send to this module by the BUFSND instruction in advance. The data is stored in the PLC CPU from the device designated by (s3)+1 onward:



Whether the execution of the BUFSND instruction has been finished can be checked with the devices (d)+0 and (d)+1:

- The bit device (d)+0 turns ON at the END processing of the scan in which the BUFSND instruction has been completed and turns OFF at the next END processing.
- The bit device (d)+1 indicates an error during execution of the BUFSND instruction. When the instruction is completed normal, this device stays OFF. When an error occurs during execution of the BUFSND instruction, (d)+1 turns ON at the END processing of the scan in which the BUFSND instruction has been completed and turns OFF at the next END processing.

The following figure shows the timing when the BUFSND instruction is being executed:



The BUFSND instruction is executed when the command for this instruction switches from off to on.

Operation Error


When the BUFRCV instruction is completed abnormally, the bit device (d1)+1 is set, and an error code is stored in (s2)+1. For more information about the error codes please refer to the following manuals:

- When the error code is 4FFF_H or less, you will find more information in chapter 13 of this manual.
- When the error code is C001_H or higher, please refer to the user's manual of the ETHERNET interface module.

BUFSND

The following program writes data to the fixed buffer for connection 1. The head I/O number of the ETHERNET module is X/Y0.


 IEC editors (On the next page the same program example is shown for the MELSEC instruction list and the ladder diagram of the GX Developer.)



NOTE

For the IEC editors it is neccessary to define the variables in the header of the program organization unit (POU). Without variable definition it would cause compiler or checker error messages. For details see chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

 MELSEC instruction list and ladder diagram of the GX Developer
 For explanation of the devices and instructions used please see the program example for the ladder diagram of the GX IEC Developer on the previous page.



11.3.4 OPEN


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
					•

Devices MELSEC Q

	Usable Devices										
		Devices n, User)	File-	MELSECNET/10 Special Function	Index Register	Constants K, H (16#)	Other	Error Flag	Number of steps		
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	κ, π (10π)			
s1	_	•	•	_	_	_	_	•	_		
s2	_	•	•	_	_	_	_	_	_		
d1	•	•	•		_	_	_				

GX IEC Developer



GX Developer

```
ZP.OPEN "Un" s1 s2 d1 ]
```

Set Data	Meaning	Range		Data Type
"Un"	Head I/O address of the ETHERNET interface module (The upper two digits of an address expressed as a 3-digit number, e. g. the head address X/Y100 is set as "U10")	0 to FE _H	User	BIN 16-bit
s1	Connection number	1 to 16		

Set Data	Meaning			Range	Contents is stored by	Data Type
	Head num	ber of the devices	where control data for the execution	of this instruc	tion is stored.	
	Set Data	Meaning	Description	Range	Contents is stored by	
	(s2)+0	Source of the parameter settings	Designate which settings are used to open the connection: • 0000 _H : The connection will be opened with the settings made in GX (IEC) Developer. • 8000 _H : The connection will be opened with the settings stored in the devices (s2)+2 to (s2)+9.	0000 _H or 8000 _H	User	
	(s2)+1	Execution result of the instruction	Indicates whether an error has occured during execution of the instruction: 0000 _H : No error Any value other than 0000 _H : An error has occured. The stored value is an error code which is explained either in the user's manual of the ETHERNET interface module or in chapter 13 of this manual.	— System		
s2	(s2)+2	Application setting area	The bits of this device are used to make settings for the connection: Bit 0: Usage of fixed buffers 0: The buffer is used for transmission, fixed buffer communication is not executed 1: The buffer is used for receiving Bit 1: Destination existence confirmation 0: No confirm 1: Confirm Bit 7: Pairing open setting 0: No pairs 1: Pairs Bit 8: Communication method (protocol) 0: TCP/IP 1: UDP/IP Bit 9: Fixed buffer communication 0: With procedure 1: Without procedure Bit 13: Issue an interrupt when receiving fixed buffer 0: No interrupt 1: An Interrupt is issued Bits 14 und 15: Active or passive opening Bit 15/14 = 00: Active open or UDP/IP Bit 15/14 = 10: Unpassive open Bit 15/14 = 11: Full passive open		User	BIN 16-bit

Set Data	Meaning			Range	Contents is stored by	Data Type		
	Set Data	Meaning	Description					
	(s2)+3	Port No. of the ETHERNET module	Designate the port No. of the ETHERNET interface module.	408 _H to 1388 _H 138B _H to FFFE _H				
s2	(s2)+4 (s2)+5	Destination IP address	IP address of the external device to communicate with. When the IP address FFFFFFFH is set, data is exchanged with simultaneous broadcast.	1 _H to FFFFFFF _H	User	BIN 16-bit		
	(s2)+6	Destination Port No.	Port No. of the external device to communicate with. (FFFF _H = Simultaneous broadcast)	401 _H to FFFF _H	3 33.	5 10 2		
	(s2)+7 to (s2)+9	Destination ETHERNET address	When the external device supports the ARP function set either 000000000000000000000000000000000000	Please see the describ- tion on the left.				
	Bit device which is set for one scan after completion of the OPEN instruction. (d)+1 indicates an abnormal completion of the instruction.							
	Set Data	Meaning	Description	Range	Contents is stored by			
d1	(d1)+0	Instruction completed	Indicates the completion of the OPEN instruction ON: Instruction completed OFF: Instruction not completed	_	-			
	(d1)+1	Instruction completed with error	Indicates the abnormal completion of the OPEN instruction ON: Abnormal completion OFF: Normal completion	_	System			

Functions Opening of a connection


OPEN Open connection

This instruction performs the open processing for a connection specified by s1 for the module designated by Un.

Whether the execution of the OPEN instruction has been finished can be checked with the devices (d1)+0 and (d1)+1:

- The bit device (d1)+0 turns ON at the END processing of the scan in which the OPEN instruction has been completed and turns OFF at the next END processing.
- The bit device (d1)+1 indicates an error during execution of the OPEN instruction. When the instruction has been completed normal, this device stays OFF. When an error occurs during execution of the OPEN instruction, (d1)+1 turns ON at the END processing of the scan in which the OPEN instruction has been completed and turns OFF at the next END processing.

The following figure shows the timing when the OPEN instruction is being executed:



The OPEN instruction is executed when the command for this instruction switches from off to on.

NOTE

Never execute the open/close processing using input/output signals and the OPEN or CLOSE dedicated instructions simultaneously for the same connection. It will result in malfunctions.

Operation Error

When an error occurs during the processing of the OPEN instruction, the bit device (d1)+1 is set, and an error code is stored in (s2)+1. For more information about the error codes please refer to the following manuals:

- When the error code is 4FFF_H or less, you will find more information in chapter 13 of this manual.
- When the error code is C001_H or higher, please refer to the user's manual of the ETHERNET interface module.

OPEN

The following program active opens the connection number 1 for TCP/IP communication. The head I/O address of the is X/Y0.


NOTE

For the IEC editors it is neccessary to define the variables in the header of the program organization unit (POU). Without variable definition it would cause compiler or checker error messages. For details see chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.


Ladder Diagram (GX IEC Developer)

For the following example it is necessary to see

For the following example it is neccesary to set the parameters with the GX (IEC) Developer in advance. Another example where the settings are made with the OPEN instruction is shown on the next page.




- ¹ Reading of the connection status (M0 = 1: Opening of connection 1 has been completed)
- ² Reading of the open request (M20 = 1: Opening of connection 1 is requested)
- ³ The signal to open the connection is converted to a pulse.
- ⁴ The source for the parameters is set (0000_H = External setting).
- ⁵ Opening of connection 1
- ⁶ M150 is set when the opening of the connection has been completed without an error.
- ⁷ M151 is set when an error has occured during the opening of the connection.




- ¹ Reading of the connection status (M0 = 1: Opening of connection 1 has been completed)
- ² Reading of the open request (M20 = 1: Opening of connection 1 is requested)
- ³ The signal to open the connection is converted to a pulse.
- ⁴ The source for the parameters is set $(8000_H = Parameters are stored in (s2)+2 to (s2)+9))$
- ⁵ The application setting is stored in (s2)+2.
- ⁶ The port No. of the ETHERNET module is written to (s2)+3.
- ⁷ The IP address (10.97.85.223) of the external device is stored in (s2)+4 and (s2)+5.
- $^{8}\,$ In (s2)+6 the port No. of the external device is stored.
- ⁹ Opening of connection 1
- ¹⁰ M150 is set when the opening of the connection has been completed without an error.
- ¹¹M151 is set when an error has occured during the opening of the connection.

IEC Instruction List




- ¹ Reading of the connection status (M0 = 1: Opening of connection 1 has been completed)
- ² Reading of the open request (M20 = 1: Opening of connection 1 is requested)
- ³ The signal to open the connection is converted to a pulse.
- ⁴ The source for the parameters is set $(0000_H = External, 8000_H = Devices (s2)+2 to(s2)+9))$
- ⁵ The application setting is stored in (s2)+2.
- ⁶ The port No. of the ETHERNET module is written to (s2)+3
- ⁷ The IP address (10.97.85.223) of the external device is stored in (s2)+4 and (s2)+5.
- ⁸ In (s2)+6 the port No. of the external device is stored.
- ⁹ Opening of connection 1
- ¹⁰ M150 is set when the opening of the connection has been completed without an error.
- ¹¹ M151 is set when an error has occured during the opening of the connection.

Ladder Diagram (GX Developer)



- Reading of the connection status (M0 = 1: Opening of connection 1 has been completed)
- ² Reading of the open request (M20 = 1: Opening of connection 1 is requested)
- ³ The signal to open the connection is converted to a pulse.
- ⁴ The source for the parameters is set $(0000_H = External, 8000_H = Devices (s2)+2 to(s2)+9))$
- ⁵ The application setting is stored in (s2)+2.
- ⁶ The port No. of the ETHERNET module is written to (s2)+3
- ⁷ The IP address (10.97.85.223) of the external device is stored in (s2)+4 and (s2)+5.
- ⁸ In (s2)+6 the port No. of the external device is stored.
- ⁹ Opening of connection 1
- ¹⁰ M150 is set when the opening of the connection has been completed without an error.
- ¹¹M151 is set when an error has occured during the opening of the connection.

MELSEC Instruction List



- ¹ Reading of the connection status (M0 = 1: Opening of connection 1 has been completed)
- ² Reading of the open request (M20 = 1: Opening of connection 1 is requested)
- ³ The signal to open the connection is converted to a pulse.
- ⁴ The source for the parameters is set $(0000_H = External, 8000_H = Devices (s2)+2 to(s2)+9))$
- ⁵ The application setting is stored in (s2)+2.
- ⁶ The port No. of the ETHERNET module is written to (s2)+3
- ⁷ The IP address (10.97.85.223) of the external device is stored in (s2)+4 and (s2)+5.
- ⁸ In (s2)+6 the port No. of the external device is stored.
- ⁹ Opening of connection 1
- ¹⁰ M150 is set when the opening of the connection has been completed without an error.
- ¹¹M151 is set when an error has occured during the opening of the connection.

11.3.5 CLOSE


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
					•

Devices MELSEC Q

	Usable Devices										
	Internal Devices (System, User)		File-	MELSECNET/10 Direct J□N□		Special Function Module	Index Register	Constants	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	U_\G_	Žn	K, H (16#)			
s1	_	•	•		_	_	_	•	-		
s2	_	•	•	_	_	_	_				
d1	•	•	•	_	_	_	_	_	_		

GX IEC Developer



GX Developer

```
ZP.CLOSE "Un" s1 s2 d1 }
```

Set Data	Meaning		Range	Contents is stored by	Data Type				
"Un"	(The uppe	address of the ETH or two digits of an ac or g. the head addre	0 to FE _H	User	BIN 16-bit				
s1	Number o	f the connection	1 to 16						
	Head number of the devices where control data for the execution of this instruction is stored								
	Set Data Meaning		Description	Range	Contents is stored by				
	(s2)+0	System area	Used by the system						
s2	(s2)+1	Execution result of the instruction	Indicates whether an error has occured during execution of the instruction: 0000 _H : No error Any value other than 0000 _H : An error has occured. The stored value is an error code which is explained either in the user's manual of the ETHERNET interface module or in chapter 13 of this manual.	I	System	BIN 16-bit			
	Bit device which is set for one scan after completion of the CLOSE instruction. (d)+1 indicates an abnormal completion of the instruction								
	Set Data Meaning		Description	Range	Contents is stored by				
d1	(d1)+0	Instruction completed	Indicates the completion of the CLOSE instruction ON: Instruction completed OFF: Instruction not completed	_		Bit			
	(d1)+1	Instruction completed with error	Indicates that an error has occured during the processing of the CLOSE instruction ON: Abnormal completion OFF: Normal completion	_	System				

Functions Closing of a connection


CLOSE Close connection

This instruction closes the connection specified by s1 for the module designated by Un (disconnecting connections).

Whether the execution of the CLOSE instruction has been finished can be checked with the devices (d1)+0 and (d1)+1:

- The bit device (d1)+0 turns ON at the END processing of the scan in which the CLOSE instruction has been completed and turns OFF at the next END processing.
- The bit device (d1)+1 indicates an error during execution of the CLOSE instruction. When the instruction has been completed normal, this device stays OFF. When an error occurs during execution of the CLOSE instruction, (d1)+1 turns ON at the END processing of the scan in which the CLOSE instruction has been completed and turns OFF at the next END processing.

The timing for the CLOSE instruction is shown in the following figure:



The CLOSE instruction is executed when the command for this instruction switches from off to on.

NOTE

Never execute the open/close processing using input/output signals and the OPEN or CLOSE dedicated instructions simultaneously for the same connection. It will result in malfunctions.

Operation Error


When an error occurs during the processing of the CLOSE instruction, the bit device (d1)+1 is set, and an error code is stored in (s2)+1. For more information about the error codes please refer to the following manuals:

- When the error code is 4FFF_H or less, you will find more information in chapter 13 of this manual.
- When the error code is C001_H or higher, please refer to the user's manual of the ETHERNET interface module.

CLOSE

The following program closes the connection number 1 of the ETHERNET module with the head I/O address X/Y0.


 IEC editors (On the next page the same program example is shown for the MELSEC instruction list and the ladder diagram of the GX Developer.)



NOTE

For the IEC editors it is neccessary to define the variables in the header of the program organization unit (POU). Without variable definition it would cause compiler or checker error messages. For details see chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

 MELSEC instruction list and ladder diagram of the GX Developer
 For explanation of the devices and instructions used please see the program example for the ladder diagram of the GX IEC Developer on the previous page.



11.3.6 ERRCLR


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
					•

Devices MELSEC Q

		Usable Devices									
		Devices n, User)	File-		CNET/10 J_N_	Special Function	Index Register	Constants	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)			
s 1		•	•	_	_	_	_		_	SM0	
d1	•	•	•	_	_	_	_	_	_	SIVIU	

GX IEC Developer



GX Developer

```
ZP.ERRCLR "Un" s1 d1
```

Set Data	Meaning			Range	Contents is stored by	Data Type
"Un"	(The uppe	er two digits of an a	IERNET interface module ddress expressed as a 3-digit ss X/Y100 is set as "U10")	0 to FE _H	User	BIN 16-bit
	Head num	ber of the devices	where control data for the execution	of this instruc	tion is stored	
	Set Data	Meaning	Description	Range	Contents is stored by	
	(s1)+0	System area	Used by the system			
s1	(s1)+1 Execution result of the instruction		Indicates whether an error has occured during execution of the instruction: 0000 _H : No error Any value other than 0000 _H : An error has occured. The stored value is an error code which is explained either in the user's manual of the ETHERNET interface module or in chapter 13 of this manual.	— System		
	(s1)+2	Error information to be cleared	Depending on the entered value an error code stored in the buffer memory is cleared and the "ERR." LED of the ETHERNET module is switched off. Please refer to the description on the next page.	0000 _H 0001 _H to 0016 _H 0100 _H 0101 _H 0102 _H 0103 _H FFFF _H	User	BIN 16-bit
	(s1)+3	Function	Choose between clearing of an error code and switching off of the "ERR." LED. Please refer to the description on the next page.	0000 _H or FFFF _H		
	(s1)+4 to (s1)+7	System area	Used by the system	_	System	
			e scan after completion of the ERRC etion of the instruction.	LR instruction	n. (d)+1	
		Meaning	Description	Range	Contents is stored by	
d1	(d1)+0	Instruction completed	Indicates the completion of the ERRCLR instruction ON: Instruction completed OFF: Instruction not completed	_		Bit
	(d1)+1	Instruction completed with error	Indicates that an error has occured during the processing of the ERRCLR instruction ON: Abnormal completion OFF: Normal completion	_	System	

Functions Clearing of errorcode and turning off the "ERR." LED

ERRCLR Clearing operation

The ERRCLR instruction clears an error code stored in the buffer memory of the ETHERNET interface module. When the "ERR." LED at the front side of the module is lit, this indicator is turned off after processing of the ERRCLR instruction as well. This instruction also clears the areas in the buffer memory where the communication status is stored.


Which area of the buffer memory is cleared depends on the contents of the devices designated by (s1)+2 and (s1)+3:

Error or communicati	on otatua area	Conte	nts of	Action that will be performed	
Error or communicati	on status area	(s1)+2	(s2)+3	Action that will be performed	
Initial error	0000 _H		 The buffer memory address 69_H is cleared. The "ERR." LED is switched off. 		
Error when opening an	0001 _H to 0000 _H (Number of the connection)		 The buffer memory address where an errorcode for the faulty connection is stored is cleared (7C_H, 86_H). The "ERR." LED is switched off. 		
Error log		0100 _H		● The error log (addresses E3 _H to 174 _H) is cleared.	
	Status of the protocols	0101 _H		The buffer memory addresses from 178 _H to 1FF _H are cleared.	
Communication status	E-mail receive status	0102 _H	FFFF _H	• The buffer memory addresses from 5871 _H to 5B38 _H are cleared.	
	E-mail send status	0103 _H		• The buffer memory addresses from 5B39 _H to 5CA0 _H are cleared.	
All stored error codes of areas	FFFF _H		All above mentioned buffer memory areas are cleared. The "ERR." LED is switched off.		

Whether the execution of the ERRCLR instruction has been finished can be checked with the devices (d1)+0 and (d1)+1:

- The bit device (d1)+0 turns ON at the END processing of the scan in which the ERRCLR instruction has been completed and turns OFF at the next END processing.
- The bit device (d1)+1 indicates an error during execution of the ERRCLR instruction. When the instruction has been completed normal, this device stays OFF. When an error occurs during execution of the ERRCLR instruction, (d1)+1 turns ON at the END processing of the scan in which the ERRCLR instruction has been completed and turns OFF at the next END processing.

The timing when executing the ERRCLR instruction is shown below:



Operation Error

When an error occurs during the processing of the ERRCLR instruction, the bit device (d1)+1 is set, and an error code is stored in (s1)+1. For more information about the error codes please refer to the following manuals:


- When the error code is 4FFF_H or less, you will find more information in chapter 13 of this manual.
- When the error code is C001_H or higher, please refer to the user's manual of the ETHERNET interface module.

Program Example

ERRCLR

The following program is used to clear the error code issued for connection 1. The ETHERNET module occupies the inputs and outputs from X/Y0.


 IEC editors (On the next page this program example is shown for the MELSEC instruction list and the ladder diagram of the GX Developer.)



NOTE

For the IEC editors it is neccessary to define the variables in the header of the program organization unit (POU). Without variable definition it would cause compiler or checker error messages. For details see chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

MELSEC instruction list and ladder diagram of the GX Developer
 For explanation of the devices and instructions used please see the program example for
 the ladder diagram of the GX IEC Developer on the previous page.



11.3.7 ERRRD


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
					•

Devices MELSEC Q

		Usable Devices										
		Internal (Systen		File- Register	MELSE(Direct	CNET/10 J_N_	Special Function Module	Index Register	Constants	Other	Error Flag	Number of steps
		Bit	Word	negister	Bit	Word	U□\G□	Žn	K, H (16#)			
S	1	_	•	•	_	_	_	_	_		SM0	
ď	1	•	•	•	_	_	_	_	_	_	SIVIU	

GX IEC Developer



GX Developer

```
ZP.ERRRD "Un" s1 d1
```

Set Data	Meaning			Range	Contents is stored by	Data Type
"Un"	(The uppe	er two digits of an a	IERNET interface module ddress expressed as a 3-digit ss X/Y100 is set as "U10")	0 to FE _H	User	BIN 16-bit
	Head num	ber of the devices	where control data for the execution	of this instruc	tion is stored	
	Set Data	Meaning	Description	Range	Contents is stored by	
	(s1)+0	System are	Used by the system			
s1	(s1)+1 Execution result of the instruction		Indicates whether an error has occured during execution of the instruction: 0000 _H : No error Any value other than 0000 _H : An error has occured. The stored value is an error code which is explained either in the user's manual of the ETHERNET interface module or in chapter 13 of this manual.	— System		
	(s1)+2	Error code to be read	Depending on the entered value an error code stored in the buffer memory is read: • 0000 _H : Initial error code which is entered in the buffer memory address 69 _H . • 0001 _H to 0016 _H : Error code for the connection with this number (Buffer memory address 7C _H ,	0000 _H 0001 _H to 0016 _H	User	BIN 16-bit
	(s1)+3	Function	86 _H) Reading of the last issued error code	0000 _H		
	(s1)+4	Read error code	Stores the error code read from the ETHERNET module $0000_{ m H}$ = No error Other than $0000_{ m H}$: error code	_	System	
	(s1)+5 to (s1)+7	System area	Used by the system	_	System	
			e scan after completion of the ERRR completion of the instruction.	D instruction.		
	Set Data	Meaning	Description	Range	Contents is stored by	
d1	(d1)+0	Instruction completed	Indicates the completion of the ERRRD instruction ON: Instruction completed OFF: Instruction not completed	_		Bit
	(d1)+1 Instruction completed with error		Indicates that an error has occured during the processing of the ERRRD instruction ON: Abnormal completion OFF: Normal completion	_	System	

Functions Reading of an error code from an ETHERNET module

ERRRD Read error code


This instruction reads error code which is stored in the buffer memory of the ETHERNET interface module with the head I/O number designated by "Un".

The device designated by (s1)+2 stores information about the buffer memory address to read from

Whether the execution of the ERRRD instruction has been finished can be checked with the devices (d1)+0 and (d1)+1:

- The bit device (d1)+0 turns ON at the END processing of the scan in which the ERRRD instruction has been completed and turns OFF at the next END processing.
- The bit device (d1)+1 indicates an error during execution of the ERRRD instruction. When the instruction has been completed normal, this device stays OFF. When an error occurs during execution of the ERRRD instruction, (d1)+1 turns ON at the END processing of the scan in which the ERRRD instruction has been completed and turns OFF at the next END processing.

The following figure shows the timing when the ERRRD instruction is being executed:



Operation Error

When an error occurs during the processing of the ERRRD instruction, the bit device (d1)+1 is set, and an error code is stored in (s1)+1. For more information about the error codes please refer to the following manuals:


- When the error code is 4FFF_H or less, you will find more information in chapter 13 of this manual
- When the error code is C001_H or higher, please refer to the user's manual of the ETHERNET interface module.

Program Example

ERRRD

The following program reads the error code which is issued if the opening of connection 1 has failed. The ETHERNET module has the head I/O address X/Y0.


 IEC editors (On the next page this program example is shown for the MELSEC instruction list and the ladder diagram of the GX Developer.)



NOTE

For the IEC editors it is neccessary to define the variables in the header of the program organization unit (POU). Without variable definition it would cause compiler or checker error messages. For details see chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

MELSEC instruction list and ladder diagram of the GX Developer
 For explanation of the devices and instructions used please see the program example for
 the ladder diagram of the GX IEC Developer on the previous page.



11.3.8 UINI


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
					•

Devices MELSEC Q

	Usable Devices										
		Devices n, User)	File-		CNET/10 J_N_	Special Function	Index Register	Constants	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)			
s1	1	•	•	_	_	_	_		_	SM0	
d1	•	•	•	_	_	_	_	_	_	SIVIU	

GX IEC Developer



GX Developer

```
ZP.UINI "Un" s1 d1
```

Set Data	Meaning			Range	Contents is stored by	Data Type
"Un"	(The uppe	er two digits of an a	ERNET interface module ddress expressed as a 3-digit ss X/Y100 is set as "U10")	0 to FE _H	User	BIN 16-bit
	Head num	ber of the devices	where control data for the execution	of this instruc	tion is stored	
	Set Data	Meaning	Description	Range	Contents is stored by	
	(s1)+0	System area	Used by the system			
s1	(s1)+1 Execution res of the instruct		Indicates whether an error has occured during execution of the instruction: 0000 _H : No error Any value other than 0000 _H : An error has occured. The stored value is an error code which is explained either in the user's manual of the ETHERNET interface module or in chapter 13 of this manual.	_	System	
	(s1)+2	Target of change	The bits 0 and 1 of this word device are used to specify the parameters to be changed: • Bit 0: Change of the IP address of the local station (The new address is entered in (s1)+3 and (s1)+4.) 0: The IP address is not changed 1: Change the IP address • Bit 1: Change of the operation settings (Enter the new settings in (s1)+5.) 0: Settings are not changed 1: The Settings are changed Make sure to set all other bits (b2 to b15) to "0".			BIN 16-bit
	(s1)+3 (s1)+4	IP address of the locale station	New IP address of the local station	00000001 _H to FFFFFFE _H		
	(s1)+5	Operation settings	The bits of this word device specify the operation settings: Bit 1: Communication data code setting 0: Communication in binary code 1: Communication in ASCII code Bit 5: Send frame setting 0: ETHERNET frame 1: IEEE802.3 frame Bit 6: Enable/disable writing of program when the CPU is in RUN mode 0: Writing disabled 1: Writing enabled Bit 8: Initial time setting 0: Do not wait for open (Communication is impossible when the CPU is stopped.) 1: Always wait for open (Communication is possible when the CPU is stopped.) All other bits of this device must be reset (to "0").	_	User	

Set Data	Meaning			Range	Contents is stored by	Data Type		
	Bit device which is set for one scan after completion of the UINI instruction. (d)+1 indicates that an error has occured during execution of the instruction.							
	Set Data Meaning		Description	Range	Contents is stored by			
d1	(d1)+0	Instruction completed	Indicates the completion of the UINI instruction ON: Instruction completed OFF: Instruction not completed	-		Bit		
	Instruction completed with error (d1)+1 (d1)+1 Instruction completed with error ON: Abnormal completion OFF: Normal completion		П	System				

NOTE

When performing re-initial processing of the ETHERNET module only, i.e., without changing the local station IP address and operation settings, the control data should be specified so that the value (0_H) is stored in (s1)+2, the specification of target of change, before executing the UINI instruction.

The ETHERNET module clears external device address information that it has been maintaining and performs re-initial processing in order to allow data communication to restart. (The initial normal completion signal (X19) is on.)

Functions Re

Re-initial processing of an ETHERNET interface module


UINI Start re-initialization

The UINI instruction performs the re-initial processing of the ETHERNET module specified with Un.

Whether the execution of the UINI instruction has been finished can be checked with the devices (d1)+0 and (d1)+1:

- The bit device (d1)+0 turns ON at the END processing of the scan in which the UINI instruction has been completed and turns OFF at the next END processing.
- The bit device (d1)+1 indicates an error during execution of the UINI instruction. When the instruction has been completed normal, this device stays OFF. When an error occurs during execution of the UINI instruction, (d1)+1 turns ON at the END processing of the scan in which the UINI instruction has been completed and turns OFF at the next END processing.

The following figure shows the timing when the UINI instruction is being executed:



NOTES

Please keep the following points in mind when reinitializing an ETHERNET module. (Failure to do so may cause errors in the data communication with the external devices.)

- Be sure to end all current data communication with external devices and close all connections before performing a re-initial process.
- Do not mix a re-initial processing done by writing directly into buffer memory, for instance by using a TO instruction, with a re-initial processing via UINI instruction.

 Also, do not request another re-initial processing while an UINI instruction is already being executed.
- Be sure to reset external devices if the IP address of the ETHERNET module has been changed. (If an external device maintains the ETHERNET address of a device with which it communicates, the communication may not be continued after the IP address of the ETHERNET module has been changed.)

Operation Error

When an error occurs during the processing of the UINI instruction, the bit device (d1)+1 is set, and an error code is stored in (s1)+1. For more information about the error codes please refer to the following manuals:

- When the error code is 4FFF_H or less, you will find more information in chapter 13 of this manual
- When the error code is C001_H or higher, please see the user's manual of the ETHERNET interface module.

Program Example

UINI


For the ETHERNET module with the head I/O address X/Y0 (Range from X/Y0 to X/Y1F) a re-initial process is performed.

NOTES


Only the connections 1 and 2 are used for this program example. When other connections are used the corresponding signals must be used.

For the IEC editors it is neccessary to define the variables in the header of the program organization unit (POU). Without variable definition it would cause compiler or checker error messages. For details see chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

Ladder Diagram (GX IEC Developer)



 IEC Instruction List and MELSEC Instruction List
 For explanation of the devices and instructions used please see the program example for the ladder diagram of the GX IEC Developer on the previous page.



Ladder Diagram (GX Developer)
 The devices and instructions used are explained with the program example for the ladder diagram of the GX IEC Developer shown on the previous page.

```
SM400
                                                                                              υO\
                                                                                  -Mov
                                                                                              G20480
                                                                                                           K4M0
                                                                                                                        긤
M123
                                                                                              -SET
                                                                                                           M2500
                                                                                                                        \exists
  +\uparrow
M2500
                                                                                              К2
                                                                                                           D252
                                                                                                                        Э
                                                                                              G203
                                                                                                           D255
                                                                                                                        Н
                                                                                              -[SET
                                                                                                           D255.6
                                                                                                                        \mathbf{H}
                                                                     √ZP.UINI "UO"
                                                                                              D250
                                                                                                           M250
                                                                                                                        귐
                                                                                              RST
                                                                                                           M260
M250
            M251
                                                                                              -[INCP
                                                                                                           D260
                                                                                                                        긬
            M251
                                                                                                                        귉
                                                                                              -[INCP
                                                                                                           D261
                                                                                              RST
                                                                                                           M2500
                                                                                                                        거
 X19
                                                                                                                        7
  <del>ا</del>∱⊢
                                                                                                           M260
```

11.4 Instructions for MELSECNET/10

Function	MELSEC Instruction in MELSEC Editor	MELSEC Instruction in IEC Editor
Setting of stations for duplex network	J.PAIRSET	PAIRSET_M

11.4.1 PAIRSET

CPU


AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				● ¹	

¹ For Q4AR only


Devices MELSEC Q

Ī												
			Devices n, User)	File- Register	MELSE(Direct	CNET/10 Junu	Special Function Module	Index Register	Constants K, H (16#)	Other	Error Flag	Number of steps
		Bit	Word	negister	Bit	Word	U□\G□	Žn	к, п (10#)			
ļ	s1	_	•	•	_	_	_	_	_	_	SM0	

GX IEC Developer



GX Developer



Set Data	Befehlswert	Data Type
Jn	Number of the network (1 to 239)	
s1	Head address of the device area where the settings for pairing are stored. File register (R, ZR) or the devices T, ST, C, D and W set in latch range can be used. When file registers are used, a memory card is required.	BIN 16-bit

Functions Pairing setting of stations

PAIRSET Pairing setting instruction

This instruction specifies which station numbers are paired (duplexed). It is required to set up on the control station.

Structure of the device area storing the settings

- The setting of the stations in the devices designated by s1 cannot be done in a sequence program. It is necessary to load them in the PLC CPU by peripheral devices in advance.
- Four words are used regardless of the number of stations connected.
- It is only possible to pair two stations with neighbouring station numbers. For pairing, set in s1 the bit designating the station with the higher number.
- Each bit in the devices designated by (s1)+0 to (s1)+3 stands for a station number between 1 and 64:

Set Data								Ві	ts							
Set Data	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
(s1)+0	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
(s1)+1	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17
(s1)+2	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33
(s1)+3	64	63	62	61	60	59	58	57	56	55	54	53	52	51	50	49

NOTES


The pairing setting instruction is valid only on control stations. Any settings on normal stations are voided.

If in a redundant system consisting of Q4ARCPUs the control systems network module fails to data-link due to cable connection breakage, switching from control system to standby system is done only when pairing setting has been performed.

Program Example

PAIRSET


Pairing is performed for the stations 1 and 2 as well as for the stations 4 and 5 of a redundant system:



The settings are stored in the data registers D0 to D3. Bit 1 (b1) of D0 is set for the pairing of

the stations 1	1 and 2 whereas b4	\cdot is set for the pairing o	f the stations 4 and 5:

Set Data								Ві	ts							
Sei Dala	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
D0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	0
D1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
D2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
D3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0



NOTE

For the IEC editors it is neccessary to define the variables in the header of the program organization unit (POU). Without variable definition it would cause compiler or checker error messages. For details see chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

11.5 Instructions for CC-Link

Function	MELSEC Instruction in MELSEC Editor	MELSEC Instruction in IEC Editor
Developmentary authinist for a CC Limbs maturals (A covide)	G.RLPA	RLPA_MD
Parameter setting for a CC-Link network (A series)	GP.RLPA	RLPA_P_MD
Parameter setting for a CC-Link network and start of	G.RLPASET	RLPASET_MD
the data link (System Q)	GP.RLPASET	RLPASET_P_MD
Setting of automatic refresh parameters (A series)	G.RRPA	RRPA_MD
Setting of automatic refresh parameters (A series)	G.RRPA	RRPA_P_MD
Reading from the buffer memory of an intelligent	G.RIRD	RIRD_MD
device station or the device memory of the PLC CPU	GP.RIRD	RIRD_P_MD
Writing to the buffer memory of an intelligent device	G.RIWT	RIWT_MD
station or the device memory of the PLC CPU	GP.RIWT	RIWT_P_MD
Reading from the buffer memory of an intelligent	G.RIRCV	RIRCV_MD
device station (with handshake)	GP.RIRCV	RIRCV_P_MD
Writing to the buffer memory of an intelligent device	G.RISEND	RISEND_MD
station (with handshake)	GP.RISEND	RISEND_P_MD
Write to the outematic undeted buffer memory:	G.RITO	RITO_MD
Write to the automatic updated buffer memory	GP.RITO	RITO_P_MD
Dood from the outematic undeted buffer manager	G.RIFR	RIFR_MD
Read from the automatic updated buffer memory	GP.RIFR	RIFR_P_MD

11.5.1 RLPA (A series)


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•		


Devices MELSEC A

	Usable Devices													le	steps		Carry	Error								
			Bit	Devi	ices				١	Vord	De	vice	s (10	6-bit)		Cons	stant	Poi	nter	Level	däng	of	Index	Flag	Flag
	X	Y	M	L	s	В	F	T	С	D	W	R	AO	A1	Z	V	K	H (16#)	P	-	N	Bloc	Number	ll	M9012	M9011
n1																	•	•								
d1								•	•	•	•	•									·		23			•
d2		•	•	•	•	•																				

GX IEC Developer



GX Developer



For further information about the programming of dedicated instructions using the MELSEC editors please refer to chapter 3.3 of this manual.

Set Data	Meaning				Range	Contents is stored by	Data Type
n	(The uppe	r tw	o digits of an a	Link master module ddress expressed as a 3-digit ss X/Y100 is set as 10 _H)	0 to FE _H	User	BIN 16-bit
	Head num	ber	of devices which	ch store link parameters	•	•	
	Set Data	Me	eaning	Description	Range	Contents is stored by	
	(d1)+0		nchronous ode	0: No synchronous mode 1: Synchronous mode	0 or 1	User	
	(d1)+1	COI	mber of nnected tions	Set the number of slave stations connected to the master module of CC-Link.	1 to 64		
	(d1)+2	set	ave station tings st station)	Diagram and the table on the month of			
	(d1)+3	set	ave station ttings nd station)	Please see the table on the next pa	ige.		
	•	•	•	:			
		set	ave station tings ast station)	age.			
		F i r	Sending buffer size	Number of devices exchanged between master station and local			BIN 16-bit
d1		s t	Receiving buffer size	or intelligent device stations.			
		l o c a l s t a t i o n	Automatic updating buffer size	Number of devices of the automatic updating buffer used for communication between master station and local or intelligent device stations.	Depends on the module used	User	
	(d1)+(n-2) L		•	•	•		
			Sending buffer size				
	(d1)+(n-1)	+	Receiving buffer size	The same of fau station 4	Depends on		
	(d1)+n	t a t i o n	Automatic updating buffer size	The same as for station 1	the module used		
d2	Bit device RLPA inst		ch is set for one	0 or 1	System	Bit	

Number of points required for d1:

Two points are occupied for the selection of the synchronous mode in (d1)+0 and the designation of the number of connected stations in (d1)+1. For each station **one** point is required for the station settings. In addition **three** points are used for each local or intelligent device station to set the buffer sizes.

Slave station settings

For each station a word device ((d1)+2, (d1)+6, (d1)+10, ...) is reserved which contains settings for this station:

Meaning	Description	Werte- bereich
Slave station settings	Station type Occupied stations Station number O: Remote I/O station 1: Remote device station 2: Intelligent device station (including local stations and standby master station) Number of stations occupied by the slave station: 1: 1 station are occupied 2: 2 stations are occupied 3: 3 stations are occupied 4: 4 stations are occupied	b0 to b7: 1 – 64 (01 _H – 40 _H) b8 to b11: 1 – 4 b12 to b15: 0 – 2

Functions Parameter setting for a CC-Link network


RLPA Parameter setting instruction

When the RLPA instruction is executed, the network parameter data set to the devices beginning with the one specified at (d1) is send to the master module specified at (n).

NOTE

Use the RLPA instruction only to set the synchronous mode, the number of connected stations, the statiom settings and the buffer sizes. For all other parameters, initial values are forcibly set. If both the RLPA instruction and the TO instruction are used for setting the parameters, the parameters set with the TO instruction are disregarded.

When the slave station type specified is a local/intelligent device station, it is necessary to set the "sending buffer size", "receiving buffer size" and "automatic updating buffer size". When the slave station type is a remote I/O station or a remote device station, these settings are not necessary. An example is shown in the following picture:



NOTES

For the sending/receiving buffer size, specify a number 7 words larger than the size actually required for communication.

For the automatic updating buffer size, allocate the necessary size for the individual intelligent device station.

Among the intelligent device station, set 0 for the automatic updating buffer size for the stations where the automatic updating function is not provided or not used.

If the RLPA instruction is executed again in RUN mode to change the network parameters, the new data is not used for communication with the slave station. After the A series CPU has been switched to STOP/PAUSE and then to RUN, the new network parameters will be used for communication with the slave stations.

Execution of the RLPA instruction automatically starts the data link.

When the RLPA instruction is executed, interlocking must be provided using the unit error signal (Xn0) and the unit ready signal (XnF) which indicate whether the CC-Link unit is ready.

Execution Conditions

When the LEDA instruction is used, the RLPA instruction is executed every scan while the write command is ON.

When the LEDB instruction is used, the RLPA instruction is executed only one scan on the leading edge (OFF -> ON) of the write command.


Program Example

RLPA


This program sets the following network parameters to the CC Link master module with the head I/O number of X/Y000.

Parameter		Setting	Value	Device for storing data
Synchronous mode		Valid	1	D1000
Number of connected	d stations	1 module	1	D1001
	Slave station type	Intelligent device station	2	
Stations settings	No. of occupied stations	1 station	1	D1002
	Station number	No. 1	1	
Sending buffer size		128 words	80 _H	D1003
Receiving buffer size	,	128 words	80 _H	D1004
Automatic updating b	ouffer	960 words	600 _H	D1005

• IEC editors (On the next page this program example is shown for the MELSEC instruction list and the ladder diagram of the GX Developer.)



MELSEC instruction list and ladder diagram of the GX Developer
 For explanation of the devices and instructions used please see the program example for
 the ladder diagram of the GX IEC Developer on the previous page.



11.5.2 RLPASET (System Q)


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q	
					•	

Devices MELSEC Q

		Devices n, User) File-			CNET/10 J_N_	Special Function Module	Index Register	Constants K, H (16#)	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit Word U_NG_ Zn		к, п (10#)					
s1	_	•	•	_	_	_	_	_	-		
s2		•	•		_	_			1		
s3		•		1	_	_		İ	ı	SM0	
s4		•	•		_	_			1	SIVIU	
s5		•	•		_	_					
d	•	•	•	_	_	_	_	_	_		

GX IEC Developer



GX Developer

```
[G.RLPASET s1 s2 s3 s4 s5 d]
```


Set Data	Meaning		Range	Contents is stored by	Data Type		
Un	two digits	of an address expre	Link master module (Only the upper essed as a 3-digit number are ss X/Y100 is set as 10 _H)	0 to FE _H	User	BIN 16-bit	
	Head num	ber of the devices	of this instruc	tion is stored.			
	Set Data	Meaning	Description	Range	Contents is stored by		
	(s1)+0	Execution result of the instruction	Indicates whether an error has occured during execution of the instruction: 0000 _H : No error Any value other than 0000 _H : Error code	I	— System		
	(s1)+1	Validation of the settings	The first four bits are used to specify whether the settings made in s2 to s5 are valid or invalid: Bit 0 = 1:Slave station settings (s2) Bit 1 = 1:Reserved station specifications (s3) Bit 2 = 1:Error invalid station specifications (s4) Bit 3 = 1:Send, receive and automatic refresh buffer assignment data (s5) For the settings marked as invalid the default parameters will be applied.	0 to F			
s1	(s1)+2	Number of connected modules	Set the number of connected slave stations (including the reserved stations)	1 to 64		Address	
	(s1)+3	Number of retries	Set the number of retries to a communication faulty station.	1 to 7			
	(s1)+4	Number of auto- matic return mod- ules	Set the number of slave modules which after a failure can be returned automatically to the link within one link scan.	1 to 10	User		
	(s1)+5	Operation specification when the PLC CPU has stopped	Specifies the data link status when a master station PLC CPU error occurs. 0: Stop 1: Continue	0 or 1			
	(s1)+6	Scan mode speci- fication	Choose betwen the synchronous and the asynchrous mode 0: The data link is synchronous to the scan of the sequence program 1: The data link is asynchronous to the scan of the sequence program.	0 or 1			
	(s1)+7	Delay time setting	Link scan intervall (Unit: 50 μs)	0 to 100			

Set Data	Meaning		Contents is stored by	Data Type							
	Head devi	ce of the area whe	re slave station settings are stored.								
	Set Data	Meaning	Description		Contents is stored by						
	(s2)+0	Settings for station No. 1									
s2	(s2)+1	Settings for station No. 2	ation No. 2								
	•	•	See the table at page 93 Make the settings for as much mode specified in (s1)+2 as number of co	User							
	(s2)+62	Settings for station No. 63	modules.								
	(s2)+63	Settings for station No. 64									
	Head devi Perform th										
	Set Data	Meaning	Description	Contents is stored by							
-2	(s3)+0	Setting for station No.'s 1 – 16	Specify a reserved station by setting		Address						
s3	(s3)+1	Setting for station No.'s 17 – 32	the corresponding station number (sat page 93). Specify only the head station number.	User							
	(s3)+2	Setting for station No.'s 33 – 48	module that occupies 2 or more sta No station is reserved in the default	Osei							
	(s3)+3	Setting for station No.'s 49 – 64	setting.								
	Head device of the area where specifications for error invalid stations are stored. Perform the setting for all stations up to the largest station number set in s2.										
	Set Data	Meaning	Description	Contents is stored by							
	(s4)+0	Setting for station No.'s 1 – 16	When the error of a station should be set the bit for the corresponding sta	tion number							
s4	(s4)+1	Setting for station No.'s 17 – 32	(see the table at page 93). Specify of station number of a module that occurrence stations.		Address						
	(s4)+2	Setting for station No.'s 33 – 48	The reserved station number is give priority if both error invalid station a station specifications are made for t	User							
	(s4)+3	Setting for station No.'s 49 – 64	station. No error invalid station is set in the parameter setting.								

Set Data	Meaning			Range	Contents is stored by	Data Type		
	Perform th	ne se	ettings for statio	re settings for the buffer memory size ons specified in s2 as local stations a est station number.		device		
	Set Data	Ме	aning	Description	Range	Contents is stored by		
	(\$5)+0	F	Send buffer size	Specify the buffer size needed for communication between the master station and local stations or intelligent device stations. The maximum size of the send and receive buffer together is 4096	0 _H : No buffer 40 _H to 1000 _H (64 to 4096 words) Default set- ting: 40 _H			
	(s5)+1	i r s t m o d u	Receive buffer size	words (1000 _H). For the sending/receiving buffer size, specify a number 7 words larger than the size actually required for communication.	0 _H : No buffer 40 _H to 1000 _H (64 to 4096 words) Default set- ting: 40 _H		Address	
s 5	(s5)+2	e	Automatic refresh buffer size	Number of points of the automatic refresh buffer used for communication between the master station and local stations or intelligent device stations. The size of the automatic updating buffer must be equal to the size necessary for the individual intelligent device station.	0 _H : No buffer 80 _H to 1000 _H (128 to 4096 words) Default set- ting: 80 _H	User		
	•	•	•	•	•			
	(s5)+75	T w	Send buffer size					
	(s5)+76	e n t	Receive buffer size					
	(\$5)+77	ysi xt module	Automatic refresh buffer size	The same as for the 1st mo	dule.			
	Bit device indicates t		SET instruction	n. (d)+1				
	Set Data	Ме	aning	Description	Range	Contents is stored by		
d	(d)+0	(d)+0 Instruction completed		Indicates the completion of the RLPASET instruction ON: Instruction completed OFF: Instruction not completed	0 or 1		Bit	
	(d)+1	_	truction mpleted with or	Indicates that an error has occured during the processing of the RLPASET instruction ON: Abnormal completion OFF: Normal completion	0 or 1	System		

Slave station settings

For each station a word device ((s2)+0 to (s2)+63) is reserved which contains settings for this station:



The default parameter settings for (s2)+0 to (s2)+63 are $,0101_{H}$ bis $,0140_{H}$. (Station number 1 to 64, one station occupied, remote I/O station)


Designation of the station number in s3 and s4

Each bit of the four word devices used for s3 and s4 represents one station:

Set Data		Bit														
	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
(s3)+0 (s4)+0	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
(s3)+1 (s4)+1	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17
(s3)+2 (s4)+2	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33
(s3)+3 (s4)+3	64	63	62	61	60	59	58	57	56	55	54	53	52	51	50	49

The numbers 1 to 64 in the table indicate a station number. When a bit is set the corresponding station is selected.

Functions Parameter setting for a CC-Link Network and start of the data link RLPASET Parameter setting instruction



- 1. The network parameters stored in (s1) to (s5) are send to master module of the CC-Link designated by Un using the RLPASET instruction.
- 2. The received settings are checked by the master module.
- 3. If the settings are correct, the data link is started.
- 4. The device specified by (d) is set.

It is only possible to execute one RLPASET instruction at a time.

Number of required devices

The following numbers of devices are required for the RLPASET instruction:

- s1: 8 word devices
- s2: 64 word devices
- s3: 4 word devices
- s4: 4 word devices
- s5: 78 word devices

Please note the required areas for (s1) to (s5) during programming.

An example:


Four slave stations are connected to a master module. In the Q02CPU mounted in the PLC of the master station the data link registers D0 to D12287 are available. If D12284 is designated as head device for (s2) because there are only four slave stations, the execution of the RLPA-SET instruction will result in an error with the code 4101. This is because the PLC CPU always checks the range for 64 stations (D12284 to D12347 in this example) and in this case the available range is exceeded.

Whether the execution of the RLPASET instruction has been finished can be checked with the devices (d1)+0 and (d1)+1:


- The bit device (d1)+0 turns ON at the END processing of the scan in which the RLPASET instruction has been completed and turns OFF at the next END processing.
- The bit device (d1)+1 indicates an error during execution of the RLPASET instruction. When

the instruction has been completed normal, this device stays OFF. When an error occurs during execution of the UINI instruction, (d1)+1 turns ON at the END processing of the scan in which the RLPASET instruction has been completed and turns OFF at the next END processing.

The following figure shows the timing when the RLPASET instruction is executed and all stations are normal:



The timing for the RLPASET instruction in the case of a faulty station is shown below:



Operation Error


In the following cases an operation error occurs, the error flag SM0 is set, and an error code is stored in SD0:

- When the module designated by (Un) is not a special function module. (error code: 2112)
- When an attempt was made to execute an unsupported instruction. (error code: 4002)
- When the number of devices in the instruction is incorrect. (error code: 4003)
- When the instruction specifies a device that cannot be used. (error code: 4004)
- When the instruction contains data that cannot be used. (error code: 4100)
- When the number of points for data used in the instruction exceeds the available range, or storage data and constants of a device specified by the instruction exceeds the available range (including dummy devices). (error code: 4101)

Program Example

RLPASET

This program transfers the network parameter to the master station occupying the head I/O number X/Y000. The CC-Link network consists of three slave stations:




The devices designated by (s1) to (s5) are holding the following values:

Parameter			Setting	Set value	Allocated device
	(s1)+1	Validation of the settings	All settings are valid.	15	D1
	(s1)+2	Number of connected modules	3 slave modules	3	D2
Control data	(s1)+3	Number of retries	3 times	3	D3
for the	(s1)+4	Number of automatic return modules	1 module	1	D4
execution of the instruction	(s1)+5	Operation specification when the PLC CPU has stopped	Stop	0	D5
	(s1)+6	Scan mode specification	Asynchonous	0	D6
	(s1)+7	Delay time setting	0 μs	0	D7
	(s2)+0	Settings for the first station	Local station, occupies 1 station, Station No. 1	2101 _H	D10
Settings for slave stations	(s2)+1	Settings for the second station	Remote I/O station, occupies 1 station, Station No. 2	102 _H	D11
	(s2)+2	Settings for the third station	Remote I/O station, occupies 1 station, Station No. 3	103 _H	D12
	(s3)+0			4	D80
Reserved	(s3)+1	Selection of reserved stations	Station No. 3 is	0	D81
stations	(s3)+2	Selection of reserved stations	reserved (bit 2 is set)	0	D82
	(s3)+3			0	D83
	(s4)+0			2	D90
Error invalid	(s4)+1	Specification of error invalid stations	Station No. 2	0	D91
stations	(s4)+2	Specification of error invalid stations	(bit 1 is set)	0	D92
	(s4)+3			0	D93
	(s5)+0	Send buffer of the first local station (Station No. 1)	100 words	64 _H	D100
Buffer sizes	(s5)+1	Receive buffer of the first local station (Station No. 1)	100 words	64 _H	D101
(たりエン	Automatic refresh buffer of the first local station (Station No. 1)	Not used	0 _H	D102	

The contents of the data registers D1 to D102 must be set according to the above table before the RLPA instruction is called.

• IEC editors (On the next page this program example is shown for the MELSEC instruction list and the ladder diagram of the GX Developer.)




	IEC Instruction List								
LD FROM_M FROM_M	TRUE 16#0000, 16#0000,	16#05E4, 16#0640,	28, 448,	K4SB40 SW40					
LD AND SET_M	SM402 SB6E M300			For an explanation of the devices and instructions used please see the program example on the previous page					
	M300 ettings are written t	to the devices o	designate	d by (s1)					
LD	MOV instructions. M300 MD 0, var_D0, v	ar_D10, var_D	 080, var_l	D90, var_D100, var_M301					
LD RLPASET_P_ LD RST_M LD ANDN SET_M	M300 MD 0, var_D0, v M301 M300 M301 M302 SB3								

NOTE

For the IEC editors it is neccessary to define the variables in the header of the program organization unit (POU). Without variable definition it would cause compiler or checker error messages. For details see chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

 MELSEC instruction list and ladder diagram of the GX Developer
 For explanation of the devices and instructions used please see the program example for the ladder diagram of the GX IEC Developer.



11.5.3 RRPA (A series)


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•		


Devices MELSEC A

		Usable Devices													ıtion	steps		Carry	Error Flag							
			Bit	Devi	ices				١	Nord	l De	vice	s (1	6-bit	:)		Cons	stant	Poi	nter	Level	signati	of	Jex	Flag	Flag
	х	Υ	M	L	s	В	F	T	С	D	w	R	AO	A1	z	٧	K	H (16#)	Р	-	N	Digit de:	Number	Ind	M9012	M9011
n																	•	•					20			
d								•	•	•	•	•											20			•

GX IEC Developer



GX Developer



For further information about the programming of dedicated instructions using the MELSEC editors please refer to chapter 3.3 of this manual.

Set Data	Meaning			Range	Contents is stored by	Data Type	
n	(The uppe	r tw	o digits of an ac	Link master module ddress expressed as a 3-digit ss X/Y100 is set as 10 _H)	0 to FE _H	User	BIN 16-bit
	Head devi	се с	of the area stori	ng refresh parameter			
	Set Data	Ме	aning	Description		Contents is stored by	
	d+0		Head number	Head address of the remote inputs master or local module	(RX) in the	System	
	d+1	R	Device of the PLC CPU	Set the automatic refreshed device with the device code given in the ta			
	d+2	X	Head number of the CPU side device	Set the head device number on the	CPU side*	User	
	d+3		Number of refresh points	Number of devices which are exchabetween CPU and CC-Link module	anged *		
	d+4		Head number	Head address of the remote output master or local module	s (RY) in the		
	d+5	R	Device of the PLC CPU	Set the automatic refreshed device with the device code given in the ta			
	d+6		Head number of the CPU side device	Set the head device number on the	CPU side*	User	
	d+7		Number of refresh points	Number of devices which are exchabetween CPU and CC-Link module			
	d+8		Head number	Head address of the remote registe	er (RW) in the	RWr: System	
d	u+o		master or local module			RWw: User	BIN 16-bit
	d+9	R W	Device of the PLC CPU	Set the automatic refreshed device with the device code given in the ta			
	d+10	Head number of the CPU side device number on the CPU side*				User	
	d+11		Number of refresh points	Number of devices which are exchabetween CPU and CC-Link module			
	d+12		Head number	Head address of the link special rel the master or local module	ays (SB) in	System	
	d+13	c	Device of the PLC CPU	Set the automatic refreshed device with the device code given in the ta			
	d+14	В	S		CPU side*	User	
	d+15		Number of refresh points	Number of devices which are exchabetween CPU and CC-Link module	anged *		
	d+16		Head number	number Head address of the link special rethe master or local module		System	
	d+17		Device of the PLC CPU	Set the automatic refreshed device with the device code given in the ta			
	d+18 S W	d+18 S W	Head number of the CPU side device	Set the head device number on the	CPU side*	User	
	d+19		Number of refresh points	Number of devices which are exchabetween CPU and CC-Link module			

^{*} Set "0" or a multiple of "16" for the device number of bit devices (X, Y, M, B) and the number

of automatic refresh points. Otherwise an error will occur. (However, when "0" is set as number of refresh points the corresponding device will not be refreshed.)

In d+5, d+13 etc. the device of the PLC CPU which corresponds to a device of the CC-Link module is set. For example, internal relays (M) can be used to indicate the status of remote inputs (RX).


Code	Device	Code	Device
0	_	5	Т
1	Х	6	С
2	Υ	7	D
3	М	8	W
4	В	9	R


Functions Setting of automatic refresh parameter

RRPA Parameter setting instruction

The RRPA instruction sets the devices and numbers of points on which automatic refresh will be performed between the CPU and master/local module. When FROM/TO instructions are used to read or write data from and to the master/local module, the execution of the RRPA instruction is not needed.

Data exchange between PLC CPU and the master station






Data exchange between PLC CPU and a local station

When the RRPA instruction is executed, the automatic refresh settings are registered to the CPU and automatic refresh is performed between the CPU and master/local module.


The RRPA instruction is executed only once after the RUN mode was entered. If several RRPA instructions are set for the same module, the settings done with the first instruction are valid. If you want to change the settings, perform the RRPA instruction with the new parameters. After the CPU has been switched to STOP/PAUSE and then to RUN again, the new automatic refresh parameters are used for refreshing.

To refresh all the areas of the remote registers (RWw and RWr) write "0" as the head number to d+8 and "512" as the number of points to d+11.

NOTE The following system configuration is used to explain the refreshing of the remote registers:



All 256 words (for 64 station) of RWw within the RW area are occupied even if the total number of stations is less than 64. The head of RWr therefore comes after those 256 RWw points.



- *1: RWw area (8 points) of the station No.1 and 2 (Remote I/O station)
- *2: RWw area (8 points) of the station No.3 (Remote device station)
- *3: 242 points of the RWw area are occupied automatically by the system
- *4: RWr area (8 points) of the station No.1 and 2 (Remote I/O station)
- *5: RWr area (8 points) of the station No.3 (Remote device station)

Setting of refreshed devices SB and SW:

- Allocate refreshed devices of the PLC CPU to the special relays (SB) and special registers (SW). Please note the direction of the refreshing: SB0000 to SB003F are refreshed from the CPU to the master module, and SB0040 to SB00FF are refreshed from the master module to the CPU.
- File register (R) cannot be specified as refreshed devices for SB and SW. If file registers
 are set for SB or SW and written to the CPU, an instruction code error occurs and the CPU
 is inoperative.
- The device range set for refreshed devices in SB or SW should not be specified as a latch range. If the device range set for refreshed devices in SB or SW is specified as a latch range, normal operation may not be performed due to undefined data at power-on/reset.
- The SB and SW refresh ranges set with the RRPA instruction during power-on cannot be changed.

Execution Conditions

When the LEDA instruction is used, the RRPA instruction is executed every scan while the write command is ON.

When the LEDB instruction is used, the RRPA instruction is executed only one scan on the leading edge (OFF -> ON) of the write command.

Operation Error

In the following cases an operation error occurs, the error flag M9011 is set, and the error code "50" is stored in D908. (The error code "503" is written to D9001 when using an AnUCPU and to D9092 when using a AnSHCPU.)

- The device code is "0" or other than 1 to 9.
- The head number of a bit device is not "0" or is not a multiple of 16.
- The number of refresh points is not a multiple of 16.


Program Example

RRPA

The following program sets the auomatic refresh parameters to the master module allocated to the I/O numbers X/Y000 to X/Y01F. The settings are stored from file register D1000 onward:

Parar	neter	Setting	Set data	Data storage device
	Head number	0	0 _H	D1000
	Device of the PLC CPU	X (Code: 1)	1 _H	D1001
RX	Head number of the CPU side device	XA0	A0 _H	D1002
	Number of refresh points	32	32	D1003
	Head number	0	0 _H	D1004
	Device of the PLC CPU	Y (Code: 2)	2 _H	D1005
RY	Head number of the CPU side device	YA0	A0 _H	D1006
	Number of refresh points	48	48	D1007
	Head number	0	0 _H	D1008
	Device of the PLC CPU	D (Code: 7)	7 _H	D1009
RW	Head number of the CPU side device	D160	160	D1010
	Number of refresh points	272	272	D1011
	Head number	0	0 _H	D1012
	Device of the PLC CPU	M (Code: 3)	3 _H	D1013
SB	Head number of the CPU side device	M160	160	D1014
	Number of refresh points	256	256	D1015
	Head number	0	0 _H	D1016
	Device of the PLC CPU	W (Code: 8)	8 _H	D1017
SW	Head number of the CPU side device	WA0	A0 _H	D1018
	Number of refresh points	256	256	D1019

The contents of the data registers D1000 to D1019 must be set according to the above table before the RRPA instruction is called.



11.5.4 RIRD (A series)


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•		


Devices MELSEC A

		Usable Devices													ıtion	steps		Carry	Error							
			Bit	Devi	ices				١	Nord	l De	vice	s (10	6-bit)		Cons	stant	Poi	nter	Level	designation	of	Jex	Flag	Flag
	X	Y	M	L	s	В	F	T	С	D	w	R	AO	A1	Z	V	K	H (16#)	P	ı	N	Digit de	Number	Ind	M9012	M9011
n1																	•	•								
n2																	•	•					26			
d1								•	•	•	•	•											20			
d2		•	•	•	•	•																				

GX IEC Developer



GX Developer



Set Data	Meaning			Range	Contents is stored by	Data Type
n1	(The uppe	er two digits of an a	Link master/local module ddress expressed as a 3-digit ss X/Y100 is set as 10 _H)	0 bis FE _H	User	BIN 16-bit
n2	Range: W	hen the RIRD instr	station, where data is read from uction is executed in the master stati uction is executed in a local station:		User	BIN 16-bit
	Head num data is sto		where control data for the execution	of this instruc	tion and read	
	Operand	Meaning	Description	Range	Contents is stored by	
	(d1)+0	Execution result of the instruction	Indicates whether an error has occured during execution of the instruction: 0000 _H : No error Any value other than 0000 _H : An error has occured. The stored value is an error code which is explained in the user's manual of the CC-Link module.	_	System	
	(d1)+1	Number of points to read	Specify the number of data (unit:words) to read-out. This number depends on the type of CPU module mounted in the station where the data is read from: AnU, QnA series, System Q: max. 480 words All other CPUs: max. 32 words	1 to 480 1 to 32		
d1		Access code	For a master module with software version A to H Set "0004 _H " to access the buffer memory of an intelligent device station. Set "2004 _H " to access the random access buffer memory of a local station.	0004 _H or 2004 _H		BIN 16-bit
	(d1)+2		For a master module with software version J or higher A device code is stored in the	Higher byte: see the table below	User	
		Device code and access code	upper 8 bits of this device. The access code which, specifies whether to access the buffer memory of a CC-Link module (04 _H) or a CPU device (05 _H), is entered in the lower 8 bits.	Lower byte: 04 _H or 05 _H		
	(d1)+3 Head address		For a master module with soft- ware version A to H Head address of the buffer memory	Depends on the ac-		
	(d1)+3 Head address	For a master module with soft- ware version J or higher Head address of the buffer memory or first device number	cessed sta- tion			
	(d1)+4 bis (d1)+n	Storage area for the read data	The size of this area is determined by the number of points to read stored in (d1)+1.	_	System	

Set Data	Meaning	Meaning Range Content store											
	Bit device which is set for one scan after completion of the RIRD instruction. (d2)+1 indicates that an error has occured during execution of the instruction.												
	Operand	Meaning	Description	Range	Contents is stored by								
d2	(d2)+0	Instruction completed	Indicates the completion of the RIRD instruction ON: Instruction completed OFF: Instruction not completed	-		Bit							
	(d2)+1	Instruction completed with error	Indicates that an error has occured during the processing of the RIRD instruction ON: Abnormal completion OFF: Normal completion	-	System								

From software version J of the master module two codes (both stored in (d1)+2) are used to specify the data to read: The **access code** selects whether access is made to the buffer memory of a CC-Link module or the device memory in the CPU module. With the **device code** the area of the buffer memory or the device is designated:

Access to the buffer memory of a CC-Link module (Access code: 04_H)

Access to		Device code
Buffer memory in an intelligent device station	00 _H	
	Random access buffer	20 _H
	Remote inputs	21 _H
Duffer memory in a master or lead station	Remote outputs	22 _H
Buffer memory in a master or local station	Remote register	24 _H
	Special link relays	63 _H
	Special link register	64 _H

Access to the device memory of a CPU module (Access code: 05_H)
 Devices not indicated in the following table are not accessible. To access a bit device, specify "0" or a multiple of "16" as head device. Otherwise an error will occur.


Devices		Devi	ce type	Davisa sada
Name	Symbol	Bit	Word	Device code
Inputs	Х	•		00 _H
Outputs	Y	•		02 _H
Internal relays	М	•		03 _H
Latch relays	L	•		83 _H
Link relays	В	•		23 _H
Timer (contact)		•		09 _H
Timer (coil)	Т	•		0A _H
Timer (present value)			•	0C _H
Counter (contact)		•		11 _H
Counter (coil)	С	•		12 _H
Counter (present value)			•	14 _H
Data register	D		•	04 _H
Link register	W		•	24 _H
File register	R		•	84 _H

Functions Read from buffer memory of intelligent device station or from device memory of PLC CPU RIRD Data read


The RIRD instruction reads data from the buffer memory on an intelligent device station connected to the CC-Link. When a master module with a software version from J onward is used, it is also possible to access the device memory of the PLC CPU mounted in the other station.

The head address of the buffer memory or the head device is designated by (d1)+3. The station number of the other station is designated by n2. This station is connected to the master/local station specified at n1. The read data is stored in the CPU, which executes the RIRD instruction, to the devices starting from (d1)+4. The number of data to read is designated by (d1)+1.

• Function with software version A to H:




Additional function with software version J and later:



Whether the execution of the RIRD instruction has been finished can be checked with the devices (d2)+0 and (d2)+1:

- The bit device (d2)+0 turns ON at the END processing of the scan in which the RIRD instruction has been completed and turns OFF at the next END processing.
- The bit device (d2)+1 indicates an error during execution of the RIRD instruction. When the instruction has been completed normal, this device stays OFF. When an error occurs during execution of the RIRD instruction, (d2)+1 turns ON at the END processing of the scan in which the RIRD instruction has been completed and turns OFF at the next END processing.



The following figure shows the timing when the RIRD instruction is being executed:

It is possible to execute RIRD instructions for multiple stations at the same time, but the same intelligent device station or local station cannot be accessed simultaneously from more than one station.

Set the network parameters by executing the RLPA instruction before executing an RIRD instruction.

When "0" or a value ouside the range from 1 to 480 is entered as number of data to read in (d1)+1, the device (d2)+1 is set at the completion of the RIRD instruction, thereby indicating an error.

Execution Conditions

When the LEDA instruction is used, the RIRD instruction is executed every scan while the read command is ON.


When the LEDB instruction is used, the RIRD instruction is executed only one scan on the leading edge (OFF -> ON) of the read command.

Note that the read processing executed by the RIRD instruction will take time for several scans before the processing is completed. Therefore, execute the next RIRD instruction only after the completion device (d2)+0 has been switched on.

Program Example

RIRD

The following program is executed in the PLC CPU of the master station. It reads the contents of the buffer memory address 1A8_H from an intelligent device station with the station No. 1. The master module of the CC-Link occupies the I/O numbers from X/Y000 to X/Y01F.



For further information about the programming of dedicated instructions using the MELSEC editors please refer to chapter 3.3 of this manual.

11.5.5 RIRD (QnA series and System Q)


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	•

Devices MELSEC Q

		Usable Devices												
		Devices n, User)	File- Register	MELSEC Direct		Special Function Module	Index Register	Constants	Other	Error Flag	Number of steps			
	Bit	Word	negister	Bit	Word	U□NG□	Žn	K, H (16#)						
s	_	•	•			_	_		-					
d1	1	•	•		1	_		1	I	SM0	8			
d2	•	•	•		_	_	_	_	_					

GX IEC Developer



GX Developer

```
G.RIRD Un s d1 d2
```

Set Data	Meaning		Range	Contents is stored by	Data Type	
Un	(The uppe	address of the CC-ler two digits of an ac . g. the head addre	0 to FE _H	User	BIN 16-bit	
	Head num	ber of the devices	where control data for the execution	of this instruc	tion is stored	
	Set Data	Meaning	Range	Contents is stored by		
	(s)+0	Execution result of the instruction	Indicates whether an error has occured during execution of the instruction: 0000 _H : No error Any value other than 0000 _H : An error has occured. The stored value is an error code which is explained in the user's manual of the CC-Link module.	_	System	
	(s)+1	Station number	Staton number of the remote station, where data is read from	0 to 64		
		Acces code	For a A/Q series master module with software version A to H Set "0004 _H " to access the buffer memory of an intelligent device station. Set "2004 _H " to access the buffer memory of a local station.	0004 _H or 2004 _H		
s	(s)+2	Device code and access code	For a A/Q series master module with software version J or higher or a module of System Q	Higher byte: see the table below		BIN 16-bit
			A device code is stored in the upper 8 bits of this device. The access code which, specifies whether to access the buffer memory of a CC-Link module (04 _H) or a CPU device (05 _H), is entered in the lower 8 bits.	Lower byte: 04 _H or 05 _H	User	
			For a A/Q series master module with software version A to H Head address of the buffer memory	Depends on the		
	(s)+3	Head address	For a A/Q series master module with software version J or higher or a module of System Q Head address of the buffer memory or first device number	accessed station		
	(s)+4	Number of points to read	Specify the number of data (unit:words) to read-out. This number depends on the type of CPU module mounted in the station where the data is read from: AnU, QnA series, System Q: max. 480 words All other CPUs: max. 32 words	1 to 480 1 to 32		
d1	Head add	ress of the area wh	ere the read data is stored	ı	User	BIN 16-bit

Set Data	Meaning			Range	Contents is stored by	Data Type				
	Bit device which is set for one scan after completion of the RIRD instruction. (d2)+1 indicates that an error has occured during execution of the instruction.									
	Set Data	Meaning	Range	Contents is stored by						
d2	(d2)+0	Instruction completed	Indicates the completion of the RIRD instruction ON: Instruction completed OFF: Instruction not completed	-		Bit				
	(d2)+1	Instruction completed with error	_	System						

From software version J of the master module two codes (both stored in s+2) are used to specify the data to read: The **access code** selects whether access is made to the buffer memory of a CC-Link module or the device memory in the CPU module. With the **device code** the area of the buffer memory or the device is designated:

Access to the buffer memory of a CC-Link module (Access code: 04_H)

Access to		Device code
Buffer memory in an intelligent device station	00 _H	
	Random access buffer	20 _H
	Remote inputs	21 _H
D. #a	Remote outputs	22 _H
Buffer memory in a master or local station	Remote register	24 _H
	Link special relays	63 _H
	Link special register	64 _H

Access to the device memory of a CPU module (Access code: 05_H)
 Devices not indicated in the following table are not accessible. To access a bit device, specify "0" or a multiple of "16" as head device. Otherwise an error will occur.

Device		Devi	ce type	Unit	Device code
Name	Symbol	Bit	Word	Unit	Device code
Inputs	Х	•		Hexadeci-	00 _H
Outputs	Υ	•		mal	02 _H
Internal relays	М	•		Decimal	03 _H
Latch relays	L	•		Decimal	83 _H
Link relays	В	•		Hex.	23 _H
Timer (contact)		•			09 _H
Timer (coil)	Т	•			0A _H
Timer (present value)			•	Decimal	0C _H
Retentive Timer (contact)		•		Decimal	89 _H
Retentive Timer (coil)	ST	•			8A _H
Retentive Timer (present value)		•			8C _H
Counter (contact)		•			11 _H
Counter (coil)	С	•		Decimal	12 _H
Counter (present value)		•		Decimal	14 _H
Data register	D		•		04 _H
Link register	W		•	Hex.	24 _H


Device		Devic	e type	l lmit	Device code
Name	Symbol	Bit	Word	Unit	Device code
File register	R		•	Decimal	84 _H
Special link relay	SB	•		Hexadeci-	63 _H
Special link register	SW		•	mal	64 _H
Special relay	SM	•		Dasimal	43 _H
Special register	SD		•	Decimal	44 _H

Functions Read from buffer memory of intelligent device station or from device memory of PLC CPU RIRD Data read


The RIRD instruction reads data from the buffer memory of an intelligent device connected to the CC-Link. When a master module with a software version from J onward or a CC-Link module of the MELSEC System Q is used, it is also possible to access the PLC CPU device memory of another station connected to the CC-Link network.

The head address of the buffer memory or the head device is designated by (s)+3. The station number of the other station is designated by (s)+1. This station is connected to the master/local station specified at Un. The read data is stored in the CPU which executes the RIRD instruction to the devices starting from d1. The number of data to read is designated by (s)+4.

Accessing the buffer memory of an CC-Link module




Accessing the device memory in the PLC CPU of another station on CC-Link



Whether the execution of the RIRD instruction has been finished can be checked with the devices (d2)+0 and (d2)+1:

- The bit device (d2)+0 turns ON at the END processing of the scan in which the RIRD instruction has been completed and turns OFF at the next END processing.
- The bit device (d2)+1 indicates an error during execution of the RIRD instruction. When the instruction has been completed normal, this device stays OFF. When an error occurs during execution of the RIRD instruction, (d2)+1 turns ON at the END processing of the scan in which the RIRD instruction has been completed and turns OFF at the next END processing.



The following figure shows the timing when the RIRD instruction is being executed:

It is possible to execute RIRD instructions for multiple stations at the same time, but it is not possible to access the same intelligent device station or local station simultaneously from more than one station.

Operation Error

In the following cases an operation error occurs, the error flag SM0 is set, and an error code is stored in SD0:


- When the module specified by Un is not an intelligent function module or a special function module.
 - (error code: QnA series 2110, System Q 2112)
- When an attempt was made to execute an unsupported instruction (error code: 4002)
- When the number of devices in the instruction is incorrect. (error code: 4003)
- When the instruction specifies a device that cannot be used. (error code: 4004)
- When the area designated by s contains data that cannot be used. (error code: 4100)
- When the number of data set to be used exceeds the allowable range. (error code: 4101)
- When the storage data or constants of the device specified with the instruction exceeds the allowable range (error code: 4101)
- For QnA series only: To many CC-Link related dedicated instructions are used. (error code: 4107).
- For QnA series only: The parameters for CC-Link are not set. (error code: 4108)

Program Example

RIRD

The following program is executed in the PLC CPU of the master station. When the input X0 is set the contents of 10 buffer memory addresses is read from the intelligent device station with the station number , starting with the buffer memory address 100_H . The read data is stored in the PLC CPU from data register D0 onward. The head I/O number of the master module of CC-Link is X/Y40.


 IEC editors (On the next page this program example is shown for the MELSEC instruction list and the ladder diagram of the GX Developer.)



NOTE

For the IEC editors it is neccessary to define the variables in the header of the program organization unit (POU). Without variable definition it would cause compiler or checker error messages. For details see chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

 MELSEC instruction list and ladder diagram of the GX Developer
 For explanation of the devices and instructions used please see the program example for the ladder diagram of the GX IEC Developer on the previous page.



11.5.6 RIWT (A series)


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•		


Devices MELSEC A

		Usable Devices														ıtion	steps		Carry	Error						
			Bit	Devi	ices				١	Nord	l De	vice	s (10	6-bit)		Cons	stant	Poi	nter	Level	designation	of	Jex	Flag	Flag
	X	Y	M	L	s	В	F	T	С	D	w	R	AO	A1	Z	V	K	H (16#)	Р	ı	N	Digit de	Number	Ind	M9012	M9011
n1																	•	•								
n2																	•	•					00			
d1								•	•	•	•	•											26			
d2		•	•	•	•	•																				

GX IEC Developer



GX Developer



Variables

Set Data	Meaning	Range	Contents is stored by	Data Type
n1	Head I/O address of the CC-Link master/local module (The upper two digits of an address expressed as a 3-digit number, e. g. the head address X/Y100 is set as 10 _H)	0 to FE _H	User	BIN 16-bit
n2	Station number of the remote station, where data is written to Range: When the RIRD instruction is executed in the master stati When the RIRD instruction is executed in a local station:		User	BIN 16-bit

Set Data	Meaning			Range	Contents is stored by	Data Type
	Head num data is sto		where control data for the execution	of this instruc	tion and read	
	Set Data	Meaning	Description	Range	Contents is stored by	
	(d1)+0	Execution result of the instruction	Indicates whether an error has occured during execution of the instruction: 0000 _H : No error Any value other than 0000 _H : An error has occured. The stored value is an error code which is explained in the user's manual of the CC-Link module.	_	System	
	(d1)+1	Number of points to write	Specify the number of data (unit:words) to write. This number depends on the type of CPU module mounted in the station where the data is written to: AnU, QnA series, System Q: max. 480 words All other CPUs: max. 10 words	1 to 480 1 to 10		
d1		Access code	For a master module with software version A to H Set "0004 _H " to write to the buffer memory of an intelligent device station. Set "2004 _H " to write to the buffer memory of a local station.	0004 _H or 2004 _H		BIN 16-bit
	(d1)+2		For a master module with software version J or higher A device code is stored in the	Higher byte: see the table below	User	
	Device code and access code		upper 8 bits of this device. The access code, which specifies whether to access the buffer memory of a CC-Link module (04 _H) or a CPU device (05 _H), is entered in the lower 8 bits.	Lower byte: 04 _H or 05 _H		
	(d1)+3	Head address	Depends on the			
	(41)10	Troud againsts	For a master module with soft- ware version J or higher Head address of the buffer memory or first device number	accessed station		
	(d1)+4 bis (d1)+n	Storage area for the data to write	Specify the size of this area in (d1)+1	_	User	
			e scan after completion of the RIWT i ring execution of the instruction.	nstruction. (d	2)+1 indicates	
	Set Data	Meaning	Description	Range	Contents is stored by	
d2	(d2)+0	Instruction completed	Indicates the completion of the RIWT instruction ON: Instruction completed OFF: Instruction not completed	_		Bit
	(d2)+1	Instruction completed with error	Indicates that an error has occured during the processing of the RIWT instruction ON: Abnormal completion OFF: Normal completion	_	System	

From software version J of the master module two codes (both stored in (d1)+2) are used to specify the target for the data: The **access code** selects whether data is written to the buffer memory of a CC-Link module or the device memory in the CPU module. With the **device code** the area of the buffer memory or the devices, which will be overwritten, is designated:

Writing to the buffer memory of a CC-Link module (Access code: 04_H)

Access to	Device code	
Buffer memory in an intelligent device station	00 _H	
	Random access buffer	20 _H
	Remote inputs	21 _H
Duffer and an arriver and a second a second and a second	Remote outputs	22 _H
Buffer memory in a master or local station	Remote register	24 _H
	Special link relays	63 _H
	Special link register	64 _H

Access to the device memory of a CPU module (Access code: 05_H)
 Devices not indicated in the following table are not accessible. To access a bit device, specify "0" or a multiple of "16" as head device. Otherwise an error will occur.


Devices	Device type		Davies sade	
Name	Symbol	Bit	Word	Device code
Inputs	Х	•		00 _H
Outputs	Υ	•		02 _H
Internal relays	М	•		03 _H
Latch relays	L	•		83 _H
Link relays	В	•		23 _H
Timer (contact)		•		09 _H
Timer (coil)	Т	•		0A _H
Timer (present value)			•	0C _H
Counter (contact)		•		11 _H
Counter (coil)	С	•		12 _H
Counter (present value)			•	14 _H
Data register	D		•	04 _H
Link register	W		•	24 _H
File register	R		•	84 _H

Functions Write to buffer memory of intelligent device station or to device memory of PLC CPU RIWT Data write


The RIRD instruction writes data to the buffer memory of an intelligent device station connected to the CC-Link. When a master module with a software version from J onward is used, it is also possible to write to the device memory of the PLC CPU mounted in the other station.

The station number of the other station is designated by n2. This station is connected to the master/local station specified at n1. The data for this station is stored in the CPU, which executes the RIWT instruction, in the devices starting from (d1)+4. The number of data to write is designated by (d1)+1. The head address of the buffer memory or the head number of the devices is designated by (d1)+3.

• Function with software version A to H:




Additional function with software version J and later:



Whether the execution of the RIWT instruction has been finished can be checked with the devices (d2)+0 and (d2)+1:

- The bit device (d2)+0 turns ON at the END processing of the scan in which the RIWT instruction has been completed and turns OFF at the next END processing.
- The bit device (d2)+1 indicates an error during execution of the RIWT instruction. When the instruction has been completed normal, this device stays OFF, but when an error occurs during execution of the RIWT instruction, (d2)+1 turns ON at the END processing of the scan in which the RIWT instruction has been completed and turns OFF at the next END processing.



The following figure shows the timing when the RIRD instruction is being executed:

It is possible to execute RIWT instructions for multiple stations at the same time, but it is not possible to access the same intelligent device station or local station simultaneously from more than one station.

Set the network parameters by executing the RLPA instruction before executing an RIWT instruction.

When "0" or a value ouside the range from 1 to 480 is entered as number of data to write in (d1)+1, the device (d2)+1 is set at the completion of the RIRD instruction, thereby indicating an error.

Execution Conditions

When the LEDA instruction is used, the RIWT instruction is executed every scan while the read command is ON.


When the LEDB instruction is used, the RIWT instruction is executed only one scan on the leading edge (OFF -> ON) of the read command.

Note that the write processing executed by the RIWT instruction will take time for several scans before the processing is completed. Therefore, execute the next RIWT instruction only after the completion device (d2)+0 has been switched on.

Program Example

RIWT

The following program, which is executed by the PLC CPU of the master station, writes the value $_{\rm n}10^{\circ}$ to the address $111_{\rm H}$ and the value $_{\rm n}20^{\circ}$ to the address $112_{\rm H}$ of the buffer memory of an intelligent device station bearing the station number 1. The master module of the CC-Link occupies the I/O numbers from X/Y000 to X/Y01F.



For further information about the programming of dedicated instructions using the MELSEC editors please refer to chapter 3.3 of this manual.

11.5.7 RIWT (QnA series and System Q)


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	•

Devices MELSEC Q

	Usable Devices										
		Devices n, User)	File- Register	MELSE(Direct		Special Function Module	Index Register	Constants	Other	Error Flag	Number of steps
	Bit	Word	negister	Bit	Word	U□\G□	Žn	K, H (16#)			
s		•	•		_	_			1		
d1		•	•		_	_			1	SM0	8
d2	•	•	•	_	_	_	_	-	_		

GX IEC Developer



GX Developer

```
G.RIWT Un s d1 d2
```

Set Data	Meaning		Range	Contents is stored by	Data Type	
Un	(The uppe	address of the CC- er two digits of an ac . g. the head addre	0 to FE _H	User	BIN 16-bit	
	Head num	ber of the devices	where control data for the execution	of this instruc	tion is stored	
	Set Data	Meaning	Description	Range	Contents is stored by	
	(s)+0 Execution result of the instruction	Execution result of the instruction	Indicates whether an error has occured during execution of the instruction: 0000 _H : No error Any value other than 0000 _H : An error has occured. The stored value is an error code which is explained in the user's manual of the CC-Link module.	_	System	
	(s)+1	Station number	Station number of the remote station, where data is written to.	0 to 64		
	Access code (s)+2 Device code and access code (s)+3 Head address	For a A/Q series master module with software version A to H Set "0004 _H " to write to the buffer memory of an intelligent device station. Set "2004 _H " to write to the buffer memory of a local station.	0004 _H or 2004 _H			
s		2	For a A/Q series master module with software version J or higher or a module of System Q	Higher byte: see the table below		BIN 16-bit
			A device code is stored in the upper 8 bits of this device. The access code, which specifies whether to access the buffer memory of a CC-Link module (04 _H) or a CPU device (05 _H), is entered in the lower 8 bits.	Lower byte: 04 _H or 05 _H	User	
		For a A/Q series master module with software version A to H Head address of the buffer memory	Depends	Depends		
		For a A/Q series master module with software version J or higher or a module of System Q Head address of the buffer memory or head device	on the accessed station			
	(s)+4	Datenlänge	Specify the number of data (unit:words) to write. This number depends on the type of CPU module mounted in the station where the data is written to: AnU, QnA series, System Q: max. 480 words All other CPUs: max. 32 words	1 to 480 1 to 10		
d1	Head add	User	BIN 16-bit			

Set Data	Meaning		Range	Contents is stored by	Data Type			
	Bit device which is set for one scan after completion of the RIWT instruction. (d2)+1 indicates that an error has occured during execution of the instruction.							
	Set Data	Meaning	Description	Range	Contents is stored by			
d2	10 1 (d2)±() 1 · · · · ·	Instruction completed	Indicates the completion of the RIWT instruction ON: Instruction completed OFF: Instruction not completed	_		Bit		
	(d2)+1	Instruction completed with error	Indicates that an error has occured during the processing of the RIWT instruction ON: Abnormal completion OFF: Normal completion	_	System			

From software version J of the master module two codes (both stored in (d1)+2) are used to specify the target for the data: The **access code** selects whether data is written to the buffer memory of a CC-Link module or the device memory in the CPU module. With the **device code** the area of the buffer memory or the devices, which will be overwritten, is designated:

Access to the buffer memory of a CC-Link module (Access code: 04_H)

Access to	Device code	
Buffer memory in an intelligent device station	00 _H	
	Random access buffer	20 _H
	Remote inputs	21 _H
Duffer memory in a master or lead station	Remote outputs	22 _H
Buffer memory in a master or local station	Remote register	24 _H
	Link special relays	63 _H
	Link special register	64 _H

Access to the device memory of a CPU module (Access code: 05_H)
 Devices not indicated in the following table are not accessible. To access a bit device, specify "0" or a multiple of "16" as head device. Otherwise an error will occur.

Device		Devi	ce type	l lmit	Device code
Name	Symbol	Bit	Word	Unit	Device code
Inputs	Х	•		Hexadeci-	00 _H
Outputs	Υ	•		mal	02 _H
Internal relays	М	•		Decimal	03 _H
Latch relays	L	•		Decimal	83 _H
Link relays	В	•		Hex.	23 _H
Timer (contact)		•			09 _H
Timer (coil)	Т	•			0A _H
Timer (present value)			•	- Decimal -	0C _H
Retentive Timer (contact)		•		Decimal	89 _H
Retentive Timer (coil)	ST	•			8A _H
Retentive Timer (present value)			•		8C _H
Counter (contact)		•			11 _H
Counter (coil)	С	•		Decimal	12 _H
Counter (present value)			•	Decimal	14 _H
Data register	D		•		04 _H

Device		Device type		l l m i A	Davisa sada
Name	Symbol	Bit	Word	Unit	Device code
Link register	W		•	Hex.	24 _H
File register	R		•	Decimal	84 _H
Special link relay	SB	•		Hexadeci-	63 _H
Special link register	SW		•	mal	64 _H
Special relay	SM	•		Daniman	43 _H
Special register	SD		•	Decimal	44 _H


Functions Write to buffer memory of intelligent device station or to device memory of PLC CPU

RIWT Data write


The RIWT instruction writes data to the buffer memory of an intelligent device connected to the CC-Link. When a master module with a software version from J onward or a CC-Link module of the MELSEC System Q is used, it is also possible to write to the PLC CPU device memory of another station connected to the CC-Link network.

The station number of the other station is designated by (s)+1. This station is connected to the master/local station specified at Un. Where the write data are is stored is designated by d1. At (s)+2 a code is stored which specifies whether to write to a buffer memory or to the device memory of a CPU module. The head address of the buffer memory or the head device is designated by (s)+3. The number of data to write is designated by (s)+4.

Accessing the buffer memory of an CC-Link module




Accessing the device memory in the PLC CPU of another station on CC-Link



Whether the execution of the RIWT instruction has been finished can be checked with the devices (d2)+0 and (d2)+1:

- The bit device (d2)+0 turns ON at the END processing of the scan in which the RIWT instruction has been completed and turns OFF at the next END processing.
- The bit device (d2)+1 indicates an error during execution of the RIWT instruction. When the instruction has been completed normal, this device stays OFF, but when an error occurs during execution of the RIWT instruction, (d2)+1 turns ON at the END processing of the scan in which the RIWT instruction has been completed and turns OFF at the next END processing.



The following figure shows the timing when the RIWT instruction is being executed:

Please note, that it's possible to execute RIWT instructions for multiple stations at the same time, but the same intelligent device station or local station cannot be accessed simultaneously from more than one station.

Operation Error

In the following cases an operation error occurs, the error flag SM0 is set, and an error code is stored in SD0:

- When the module specified by Un is not an intelligent function module or a special function module. (error code: 2112)
- When an attempt was made to execute an unsupported instruction (error code: 4002)
- When the number of devices in the instruction is incorrect. (error code: 4003)
- When the instruction specifies a device that cannot be used. (error code: 4004)
- When the area designated by s contains data that cannot be used. (error code: 4100)
- When the number of data set to be used exceeds the allowable range. (error code: 4101)
- When the storage data or constants of the device specified with the instruction exceeds the allowable range (error code: 4101)


Program Example

RIWT

The following program is processed in the PLC CPU of the master station. When the input X0 is set, the contents of the data registers D0 to D9 is moved to the intelligent device station number 1 and stored to the buffer memory addresses $100_{\rm H}$ to $109_{\rm H}$. The head I/O number of the master module of CC-Link is X/Y40.

IEC editors


(On the next page this program example is shown for the MELSEC instruction list and the ladder diagram of the GX Developer.)



NOTE

For the IEC editors it is neccessary to define the variables in the header of the program organization unit (POU). Without variable definition it would cause compiler or checker error messages. For details see chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

 MELSEC instruction list and ladder diagram of the GX Developer
 For explanation of the devices and instructions used please see the program example for the ladder diagram of the GX IEC Developer on the previous page



11.5.8 RIRCV (A series)


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•		


Devices MELSEC A

										Us	able	e De	vice	s								ıtion	steps		Carry	Error
			Bit	Devi	ices				١	Nord	l De	vice	s (10	6-bit)		Cons	stant	Poi	nter	Level	designation	of s	Index	Flag	Flag
	X	Y	M	L	s	В	F	T	С	D	w	R	AO	A1	Z	٧	K	H (16#)	Р	I	N	Digit de:	Number of	Inc	M9012	M9011
n1																	•	•								
n2																	•	•								
d1								•	•	•	•	•											29			•
d2								•	•	•	•	•														
d3		•	•	•	•	•																				

GX IEC Developer



GX Developer



Set Data	Meaning			Range	Contents is stored by	Data Type
n1	(The uppe	er two digits of an a	Link master module ddress expressed as a 3-digit ss X/Y100 is set as 10 _H)	0 to FE _H	User	BIN 16-bit
n2	Station nu read from	•	ent device station where data is	1 to 64	User	BIN 16-bit
	Head num		where control data for the execution	of this instruc	tion and read	
	Set Data	Meaning	Description	Range	Contents is stored by	
	(d1)+0	Execution result of the instruction	Indicates whether an error has occured during execution of the instruction: 0000 _H : No error Any value other than 0000 _H : An error has occured. The stored value is an error code which is explained in the user's manual of the CC-Link module.	_	System	
d1	(d1)+1	Number of points to read	Specify how much data (in the unit "words") should be read from the intelligent device station. Set a value within the intelligent device station buffer memory capacity and the parameter-set receiving buffer area of the master station.	1 to 480		BIN 16-bit
	(d1)+2	Access code	Enter the value "0004 _H " (Read from the buffer memory of an intelligent device station.)	0004 _H	User	
	(d1)+3	Error check	Specify the device which will indicate that an error has occured during execution of the RIRCV instruction: 0: Device d1 1: Device RX+1	0 or 1	3331	
	(d1)+4	Head address	Head address in the buffer memory (Address of the first data to read)	Depends on the accessed station		
	(d1)+5 to (d1)+n	Storage area for the read data	The size of this area is determined by the number of points to read stored in (d1)+1.	_	System	
	Link devic	es used for handsh	aking			
	Set Data	Meaning	Description	Range	Contents is stored by	
	(d2)+0	Remote input (RX) and remote	Higher byte Set a remote input (RX) of the intelligent device station	0 to 124	User (The RX, RY	
d2	(42)10	output (RY)	Lower byte Set a remote output (RY) of the intelligent device station	0 to 125	and RWr numbers are specified by the user but	BIN 16-bit
	(d2)+1	Remote register (RWr)	Specify a remote register (RWr) of the intelligent device station	0 to 15 or FF (When FF is set, no number is specified.)	setting and resetting is performed by the system.)	


Set Data	Meaning			Range	Contents is stored by	Data Type
			e scan after completion of the RIRCV has occured during execution of the			
	Set Data	Meaning	Description	Range	Contents is stored by	
d3	(d3)+0	Instruction completed	Indicates the completion of the RIRCV instruction ON: Instruction completed OFF: Instruction not completed			Bit
	(d3)+1	Instruction completed with error	Indicates that an error has occured during the processing of the RIRCV instruction ON: Abnormal completion OFF: Normal completion	П	System	

Functions Reading of data from the buffer memory of an intelligent device station (with handshake) RIRCV Data read (with handshake)

The execution of a RIRCV instruction is only possible in the PLC CPU of the master station. This instruction is used to read data from the buffer memory on an intelligent device station. The data exchange is controlled by a handshaking device.


The number of points to read is stored in (d1)+1. The head buffer memory address, which is specified in (d1)+3, is the first address to read from. The station number of the intelligent device station is designated by n2. This station is connected to the master station specified at n1. The read data is stored in the CPU, which executes the RIRCV instruction, to the devices starting from (d1)+5.

Function of the RIRCV instruction:



Whether the execution of the RIRCV instruction has been finished can be checked with the devices (d3)+0 and (d3)+1:

- The bit device (d3)+0 turns ON at the END processing of the scan in which the RIRCV instruction has been completed and turns OFF at the next END processing.
- The bit device (d3)+1 indicates an error during execution of the RIRCV instruction. When the instruction has been completed normal, this device stays OFF. When an error occurs during execution of the RIRCV instruction, (d3)+1 turns ON at the END processing of the scan in which the RIRCV instruction has been completed and turns OFF at the next END processing.



The following figure shows the timing when the RIRCV instruction is being executed:

Although it's possible to execute RIRCV instructions for multiple intelligent device stations at the same time, it's not possible to access the same intelligent device station simultaneously from more than one station.

Execution Conditions

When the LEDA instruction is used, the RIRCV instruction is executed every scan while the read command is ON.

When the LEDB instruction is used, the RIRCV instruction is executed only one scan on the leading edge (OFF -> ON) of the read command.

Note that the read processing executed by the RIRCV instruction will take time for several scans before the processing is completed. Therefore, execute the next RIRCV instruction only after the completion device (d3)+0 has been switched on. (A RIRCV instruction will not be processed if the execution is started while another RIRCV instruction is beeing executed.)

Operation Error

Before executing the RIRCV instruction, set the network parameters using the RLPA instruction. If the RIRCV instruction is executed without the parameters set, the device (d3)+1 will be set after completion of the instruction and the device designated by (d1)+0 will hold the error code 4B00_H.

When "0" or a value outside the range from 1 to 480 is entered as number of data to read in (d1)+1, the device (d3)+1 will be set and the error code BB42_H will be stored in (d1)+0 at the completion of the RIRCV instruction.


Program Example

RIRCV


The following program, which is executed in the PLC CPU of the master station, reads the contents of the buffer memory addresses $400_{\rm H}$ to $405_{\rm H}$ from an intelligent device station (station number 1) when X20 is ON. The devices RX2, RY2 and RWr2 are used for the handshake. An error is indicated by the device designated by (d1)+0. To the master module of CC-Link, the head I/O number X/Y000 is assigned.

IEC editors

(On the next page this program example is shown for the MELSEC instruction list and the ladder diagram of the GX Developer.)



MELSEC instruction list and ladder diagram of the GX Developer
 For explanation of the devices and instructions used please see the program example for
 the ladder diagram of the GX IEC Developer on the previous page.



For further information about the programming of dedicated instructions using the MELSEC editors please refer to chapter 3.3 of this manual.

11.5.9 RIRCV (QnA series and System Q)


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	•

Devices MELSEC Q

				ι	Jsable Dev	ices					
		Devices n, User)	File-		NET/10 J□N□	Special Function	Index Register	Constants	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)			
s1	_	•	•	_	_	_	_	_	_		
s1	_	•	•	_	_	_	_	_	_	SM0	10
d1	_	•	•	_	_	_	_	_	_	SIVIU	10
d2	•	•	•	_	_	_	_	_	_		

GX IEC Developer



GX Developer

```
G.RIRCV Un s1 d1 s2 d2
```


Set Data	Meaning			Range	Contents is stored by	Data Type
Un	(The uppe	er two digits of an ac	Link master module ddress expressed as a 3-digit ss X/Y100 is set as 10 _H)	0 to FE _H	User	BIN 16-bit
	Head num	ber of the devices	where control data for the execution	of this instruc	tion is stored.	
	Set Data	Meaning	Description	Range	Contents is stored by	
	(s1)+0	Execution result of the instruction	Indicates whether an error has occured during execution of the instruction: 0000 _H : No error Any value other than 0000 _H : An error has occured. The stored value is an error code which is explained in the user's manual of the CC-Link module.	_	System	
s1	(s1)+1	Station number	Station number of the intelligent device station where data is read from	0 to 64		BIN 16-bit
	(s1)+2	Access code	Enter the value "0004 _H " (Read from the buffer memory of an intelligent device station.)	0004 _H		
	(s1)+3	Head address	Head address in the buffer memory (Address of the first data to read)	Depends on the accessed station	User	
	(s1)+4	Number of points to read	Specify how much data (in the unit "words") should be read from the intelligent device station. Set a value within the intelligent device station buffer memory capacity and the parameter-set receiving buffer area of the master station.	1 to 480		
	Link devic	es used for handsh	aking		•	
	Set Data	Meaning	Description	Range	Contents is stored by	
		Remote output	• Higher byte Set the upper 8 bits to "0".	0		
	(s2)+0	(RY) for data request	Lower byte Specify a remote output (RY) of the intelligent device station	0 to 127		
s2	(s2)+1	Remote register (RWr) used as error code storage device Remote input	Higher byte Specify a remote register (RWr) of the intelligent device station, in which the same error code as in (s1)+0 will be stored.	0 to 15 or FF (When FF is set, no number is specified.)	User	BIN 16-bit
		(RX) used as completion device.	 Lower byte Specify a remote input (RX) of the intelligent device station 	0 to 127		
	(s2)+2	Completion mode	Specify, how the completion of the reading process should be indicated: 0: Using 1 device (RXn) 1: Using 2 devices (RXn, RXn+1) (RXn+1 will be set at abnormal completion.)	0 or 1		
d1	Head add	ress of the devices	where the read data is to be stored.		User	BIN 16-bit

Set Data	Meaning			Range	Contents is stored by	Data Type
			e scan after completion of the RIRCV has occured during execution of the			
	Set Data	Meaning	Description	Range	Contents is stored by	
d2	(d2)+0	Instruction completed	Indicates the completion of the RIRCV instruction ON: Instruction completed OFF: Instruction not completed	_		Bit
	(d2)+1	Instruction completed with error	Indicates that an error has occured during the processing of the RIRCV instruction ON: Abnormal completion OFF: Normal completion		System	

Functions

Reading of data from the buffer memory of an intelligent device station (with handshake) RIRCV Data read (with handshake)

The execution of a RIRCV instruction is only possible in the PLC CPU of the master station. This instruction is used to read data from the buffer memory on an intelligent device station. The data exchange is controlled by handshaking devices:




- 1. The buffer memory address specified by (s1)+3 of the station specified by (s1)+1 is accessed. The devices specified in s2 are used for the handshake.
- 2. The contents of the number of buffer memory addresses specified in (s1)+4 is read to the receive buffer of the master module.
- 3. The read data is stored in the PLC CPU to the devices starting with the one specified in d1. After that, the bit device specified in (d2)+0 is set for one scan.

Whether the execution of the RIRCV instruction has been finished can be checked with the devices (d2)+0 and (d2)+1:

● The bit device (d2)+0 turns ON at the END processing of the scan in which the RIRCV instruction has been completed and turns OFF at the next END processing.

• The bit device (d2)+1 indicates an error during execution of the RIRCV instruction. When the instruction has been completed normal, this device stays OFF. When an error occurs during execution of the RIRCV instruction, (d2)+1 turns ON at the END processing of the scan in which the RIRCV instruction has been completed and turns OFF at the next END processing.

The following figure shows the timing when the RIRCV instruction is being executed:



Although it's possible to execute RIRCV instructions for multiple intelligent device stations at the same time, it's not possible to access the same intelligent device station simultaneously from more than one station.

Operation Error

In the following cases an operation error occurs, the error flag SM0 is set, and an error code is stored in SD0:

- When the module specified by Un is not an intelligent function module or a special function module. (error code: 2112)
- When an attempt was made to execute an unsupported instruction (error code: 4002)
- When the number of devices in the instruction is incorrect. (error code: 4003)
- When the instruction specifies a device that cannot be used. (error code: 4004)
- When the area designated by s contains data that cannot be used. (error code: 4100)
- When the number of data set to be used exceeds the allowable range. (error code: 4101)
- When the storage data or constants of the device specified with the instruction exceeds the allowable range (error code: 4101)


Program Example

RIRCV

The following program is executed in the PLC CPU of the master station. When M1 is set, the contents of 11 buffer memory addresses is read from the intelligent device station with the station number 63. Reading starts at the buffer memory address 400_H. The data will be stored in the CPU module from data register D40 onward. To the master module of CC-Link the head I/O number X/Y00 is assigned. The remote devices RX2, RY2 and RWr2 are used for hand-shake. The completion of the reading is indicated by two devices. ((s2)+2 is set to "1".)

IEC editors


(On the next page this program example is shown for the MELSEC instruction list and the ladder diagram of the GX Developer.)



NOTE

For the IEC editors it is neccessary to define the variables in the header of the program organization unit (POU). Without variable definition it would cause compiler or checker error messages. For details see chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

 MELSEC instruction list and ladder diagram of the GX Developer
 For explanation of the devices and instructions used please see the program example for the ladder diagram of the GX IEC Developer on the previous page.



11.5.10 RISEND (A series)


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•		


Devices MELSEC A

										Us	sable	e De	vice	s								ıtion	steps		Carry	Error
			Bit	Devi	ices				١	Nord	l De	vice	s (1	6-bit	:)		Con	stant	Poi	nter	Level	designation	of S	Index	Flag	Flag
	Х	Υ	M	L	s	В	F	T	С	D	w	R	A0	A1	z	٧	K	H (16#)	Р	-	N	Digit de:	Number of	Inc	M9012	M9011
n1																	•	•								
n2																	•	•								
d1								•	•	•	•	•											29			•
d2								•	•	•	•	•														
d3		•	•	•	•	•																				

GX IEC Developer



GX Developer



Set Data	Meaning			Range	Contents is stored by	Data Type
n1	(The uppe	r two digits of an ac	Link master module ddress expressed as a 3-digit ss X/Y100 is set as 10 _H)	0 to FE _H	User	BIN 16-bit
n2	Station nu written to	mber of the intellige	ent device station where the data is	1 to 64	User	BIN 16-bit
	Head num write data		where control data for the execution	of this instruc	tion and the	
	Set Data	Meaning	Description	Range	Contents is stored by	
	(d1)+0	Execution result of the instruction	Indicates whether an error has occured during execution of the instruction: 0000 _H : No error Any value other than 0000 _H : An error has occured. The stored value is an error code which is explained in the user's manual of the CC-Link module.	_	System	
d1	(d1)+1	Number of points to write	Specify the number of data (unit: words) that should be written to the intelligent device station.	1 to 480		BIN 16-bit
	(d1)+2	Access code	Enter the value "0004 _H " (Write to the buffer memory of an intelligent device station.)	0004 _H		Bire 10 bit
	(d1)+3	Error check	Specify the device which will indicate that an error has occured during execution of the RISEND instruction: 0: Device d1 1: Device RX+1	0 or 1	User	
	(d1)+4	Head address	Head address in the buffer memory (First address where data will be written to.)	Depends on the accessed station		
	(d1)+5 to (d1)+n	Storage area for the data to write	The size of this area is determined by the number of points to write specified at (d1)+1	_		
	Link devic	es used for handsh	aking		T	
	Set Data	Meaning	Description	Range	Contents is stored by	
	(d2)+0	Remote input (RX) and remote	Higher byte Set a remote input (RX) of the intelligent device station	0 to 127	User (The RX, RY	
d2	(uz)+U	output (RY)	Lower byte Set a remote output (RY) of the intelligent device station	0 to 127	and RWr numbers are specified by the user but	BIN 16-bit
	(d2)+1	Remote register (RWr)	Specify a remote register (RWr) of the intelligent device station	0 to 15 or FF (When FF is set, no number is specified.)	setting and resetting is performed by the sys- tem.)	


Set Data	Meaning			Range	Contents is stored by	Data Type
			e scan after completion of the RISEN r has occured during execution of the			
	Set Data	Meaning	Description	Range	Contents is stored by	
d3	(d3)+0	Instruction completed	Indicates the completion of the RISEND instruction ON: Instruction completed OFF: Instruction not completed	_		Bit
	(d3)+1	Instruction completed with error	Indicates that an error has occured during the processing of the RISEND instruction ON: Abnormal completion OFF: Normal completion	_	System	

Functions Write (with handshake) to the buffer memory of an intelligent decive station RISEND Sending of data (with handshake)

The execution of a RIRCV instruction can only be performed in the PLC CPU of the master station. This instruction is used to write data to the buffer memory on an intelligent device station. The data exchange is controlled by a handshaking device.


The number of points to write is stored in (d1)+1. The head buffer memory address specified in (d1)+3 is the first address to write to. The station number of the intelligent device station is designated by n2. This station is connected to the master station specified at n1. The data to write is stored in the CPU, which executes the RISEND instruction, in the devices starting with the one specified in (d1)+5.

Function of the RISEND instruction:



Whether the execution of the RISEND instruction has been finished can be checked with the devices (d3)+0 and (d3)+1:

- The bit device (d3)+0 turns ON at the END processing of the scan in which the RISEND instruction has been completed and turns OFF at the next END processing.
- The bit device (d3)+1 indicates an error during execution of the RISEND instruction. When the instruction has been completed normal, this device stays OFF. When an error occurs during execution of the RISEND instruction, (d3)+1 turns ON at the END processing of the scan in which the RISEND instruction has been completed and turns OFF at the next END processing.



The following figure shows the timing when the RISEND instruction is being executed:

Although it's possible to execute RISEND instructions for multiple intelligent device stations at the same time, it's not possible to access the same intelligent device station simultaneously from more than one station.

Execution Conditions

When the LEDA instruction is used, the RISEND instruction is executed every scan while the read command is ON.

When the LEDB instruction is used, the RISEND instruction is executed only one scan on the leading edge (OFF -> ON) of the read command.

Note that the read processing executed by the RISEND instruction will take time for several scans before the processing is completed. Therefore, execute the next RISEND instruction only after the completion device (d3)+0 has been switched on. (A RISEND instruction will not be processed if the execution is started while another RISEND instruction is beeing executed.)

Before executing the RISEND instruction, set the network parameters using the RLPA instruction.

Operation Error

When "0" or a value outside the range from 1 to 480 is entered as number of data to write in (d1)+1, the device (d3)+1 will be set and the error code BB42_H will be stored in (d1)+0 at the completion of the RISEND instruction.


Program Example

RISEND


The following program, which is executed in the PLC CPU of the master station, writes to the buffer memory addresses from $200_{\rm H}$ to $202_{\rm H}$ of the intelligent device station with the station number 1. The devices RX0, RY0 and RWr0 are used for handshaking. An error is indicated by the device designated by (d1)+0. To the master module of CC-Link, the head I/O number X/Y000 is assigned.

IEC editors

(On the next page this program example is shown for the MELSEC instruction list and the ladder diagram of the GX Developer.)



 MELSEC instruction list and ladder diagram of the GX Developer
 For explanation of the devices and instructions used please see the program example for the ladder diagram of the GX IEC Developer on the previous page.



11.5.11 RISEND (QnA series and System Q)


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	•

Devices MELSEC Q

				ι	Jsable Dev	ices					
		Devices n, User)	File-		NET/10 J□N□	Special Function	Index Register	Constants	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)			
s1	_	•	•	_	_	_	_	_	_		
s2	_	•	•	_	_	_	_	_	_	SM0	10
d1	_	•	•	_	_	_	_	_	_	SIVIU	10
d2	•	•	•	_	_	_	_	_	_		

GX IEC Developer



GX Developer

```
G.RISEND Un s1 d1 s2 d2
```


Set Data	Meaning			Range	Contents is stored by	Data Type
Un	(The uppe	er two digits of an ac	Link master module ddress expressed as a 3-digit ss X/Y100 is set as 10 _H)	0 to FE _H	User	BIN 16-bit
	Head num	ber of the devices	where control data for the execution	of this instruc	tion is stored.	
	Set Data	Meaning	Description	Range	Contents is stored by	
	(s1)+0	Execution result of the instruction	Indicates whether an error has occured during execution of the instruction: 0000 _H : No error Any value other than 0000 _H : An error has occured. The stored value is an error code which is explained in the user's manual of the CC-Link module.	_	System	
s1	(s1)+1	Station number	Station number of the intelligent device station where the data is send to	0 to 64		BIN 16-bit
	(s1)+2	Access code	Enter the value "0004 _H " (Write to the buffer memory of an intelligent device station.)	0004 _H		
	(s1)+3	Head address	Head address in the buffer memory (First address where data is written to)	Depends on the accessed station	User	
	(s1)+4	Number of points to write	Specify how much data (in the unit "words") should be written to the intelligent device station.	1 to 480		
	Link devic	es used for handsh	aking			
	Set Data	Meaning	Description	Range	Contents is stored by	
		Remote output (RY) to request	• Higher byte Set the upper 8 bits to "0".	0		
	(s2)+0	the sending of data	Lower byte Specify a remote output (RY) of the intelligent device station	0 to 127		
s2	(s2)+1	Remote register (RWr) used as error code storage device Remote input	• Higher byte Specify a remote register (RWr) of the intelligent device station, in which the same error code as in (s1)+0 will be stored.	0 to 15 or FF (When FF is set, no number is specified.)	User	BIN 16-bit
		(RX) used as completion device.	 Lower byte Specify a remote input (RX) of the intelligent device station 	0 to 127		
	(s2)+2	Completion mode	Specify, how the completion of the reading process should be indicated: 0: Using 1 device (RXn) 1: Using 2 devices (RXn, RXn+1) (RXn+1 will be set at abnormal completion.)	0 or 1		
d1	First addresstored	ess of the area whe	re the data for the intelligent device	station is	User	BIN 16-bit

Set Data	Meaning			Range	Contents is stored by	Data Type
			e scan after completion of the RIRCV has occured during execution of the			
	Set Data	Meaning	Description	Range	Contents is stored by	
d2	(d2)+0	Instruction completed	Indicates the completion of the RISEND instruction ON: Instruction completed OFF: Instruction not completed			Bit
(d	(d2)+1	Instruction completed with error	Indicates that an error has occured during the processing of the RIRCV instruction ON: Abnormal completion OFF: Normal completion	П	System	

Functions

Write (with handshake) to the buffer memory of an intelligent decive station RISEND Sending of data (with handshake)

The RIRCV instruction can only be performed in the PLC CPU of the master station and is used to write data to the buffer memory on an intelligent device station. The data exchange is controlled by handshaking devices:




- 1. The data for the intelligent device station is moved to the send buffer of the master station.
- 2. The data is written to the buffer memory address specified by (s1)+3 of the station specified by (s1)+1. The devices specified in s2 are used for the handshake.
- 3. A write complete response is send to the master station.
- 4. The device specified in (d2)+0 is set.

Whether the execution of the RISEND instruction has been finished can be checked with the devices (d2)+0 and (d2)+1:

 The bit device (d2)+0 turns ON at the END processing of the scan in which the RISEND instruction has been completed and turns OFF at the next END processing. • The bit device (d2)+1 indicates an error during execution of the RISEND instruction. When the instruction has been completed normal, this device stays OFF. When an error occurs during execution of the RISEND instruction, (d2)+1 turns ON at the END processing of the scan in which the RISEND instruction has been completed and turns OFF at the next END processing.

The following figure shows the timing when the RIRCV instruction is being executed:



Although it's possible to execute RISEND instructions for multiple intelligent device stations at the same time, it's not possible to access the same intelligent device station simultaneously from more than one station.

Operation Error

In the following cases an operation error occurs, the error flag SM0 is set, and an error code is stored in SD0:


- When the module specified by Un is not an intelligent function module or a special function module. (error code: 2112)
- When an attempt was made to execute an unsupported instruction (error code: 4002)
- When the number of devices in the instruction is incorrect. (error code: 4003)
- When the instruction specifies a device that cannot be used. (error code: 4004)
- When the area designated by s contains data that cannot be used. (error code: 4100)
- When the number of data set to be used exceeds the allowable range. (error code: 4101)
- When the storage data or constants of the device specified with the instruction exceeds the allowable range (error code: 4101)

Program Example

RISEND

The following program, which is executed in the PLC CPU of the master station, writes 1 word of data to the buffer memory address 111_H of the intelligent device station with the station number 63. To the master module of CC-Link, the head I/O number X/Y000 is assigned. The devices RX4, RY4 and RWr4 are used for handshaking. The completion of the reading is indicated by two devices. ((s2)+2 is set to "1".)


 IEC editors (On the next page this program example is shown for the MELSEC instruction list and the ladder diagram of the GX Developer.)



NOTE

For the IEC editors it is neccessary to define the variables in the header of the program organization unit (POU). Without variable definition it would cause compiler or checker error messages. For details see chapter 3.5.2 "Addressing of arrays and registers in the GX IEC Developer" of this manual.

MELSEC instruction list and ladder diagram of the GX Developer
 For explanation of the devices and instructions used please see the program example for
 the ladder diagram of the GX IEC Developer on the previous page.



11.5.12 RITO (A series)


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•		


Devices MELSEC A

										Us	sable	e De	vice	s								9	steps		Carry	Error
			Bit	Devi	ices				١	Nord	l De	vice	s (1	6-bit)		Cons	stant	Poi	nter	Level	däng	of	Index	Flag	Flag
	X	Υ	M	L	s	В	F	T	С	D	w	R	A0	A1	Z	V	K	H (16#)	Р	ı	N	Blocklänge	Number	п	M9012	M9011
n1																	•	•								
n2								•	•	•	•	•					•	•								
n3								•	•	•	•	•					•	•					29			•
d1								•	•	•	•	•														
n4								•	•	•	•	•					•	•								

GX IEC Developer



GX Developer



Set Data	Meaning	Range	Contents is stored by	Data Type
n1	Head I/O address of the CC-Link master module (Only the upper two digits of an address expressed as a 3-digit number are specified, e. g. the head address X/Y100 is set as 10 _H)	0 to FE _H		
n2	Write destination Specify the station number of the intelligent device station where data is written to. (Only when the station which executes the RITO instruction is the master station.) When data is to be moved to the random access buffer, specify "FF _H ".	1 to 64 or FF _H	User	BIN 16-bit
n3	 Sending/receiving buffer address of the intelligent device station specified in master station Offset for random access buffer 	Between 0 and the max. value set in the parameters		
d1	First address of the area where the write data is stored.	Within the range of the specified device		Address
n4	Number of points to write (unit: words)	1 to 4096		BIN 16-bit

Functions


Write to automatic updating buffer memory

RITO Data write

The RITO instruction moves data from the device memory of the PLC CPU to the automatic updating buffer memory in the master station. The data is than transferred to another another station on CC-Link.

The data is specified by the head address (d1) and the number of words (n4). The destination in the master-station is designated by n2 (equals the station number of the station where the data is finally send to) and n3 (head address of the automatic updating buffer memory in the master station). The head I/O number of the master station is specified in n1.

The function of the RITO instruction is explained in the following figure:



Up to 4096 words may be written by the RITO instruction.

The size of the automatic updating buffer can be set using a RLPA instruction.

Execution Conditions

When the LEDA instruction is used, the RITO instruction is executed every scan while the write command is ON.

When the LEDB instruction is used, the RITO instruction is executed only one scan on the leading edge (OFF -> ON) of the write command.

Operation Error


Either of the following conditions will result in an operation error. In this case the error flag M9011 is set and an error code is issued:

- The buffer memory address specified is outside the allowable range.
 (error code in D9008: 50, error code in D9091 (AnUCPU) or D9092 (AnSHCPU): 503)
- The number of data to write is larger than 4096. (error code in D9008: 50, error code in D9091 (AnUCPU) or D9092 (AnSHCPU): 503)

Program Example

RITO

When input X20 is set, the contents of the six data registers D10 to D15 is moved to the automatic updated buffer memory for the station set to station number 1 in the master module. There the data is stored from the address $200_{\rm H}$ onward. The master module of CC-Link is allocated to the I/O numbers X/Y000 to X/Y01F.



For further information about the programming of dedicated instructions using the MELSEC editors please refer to chapter 3.3 of this manual.

11.5.13 RITO (QnA series and System Q)


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	•

Devices MELSEC Q

				ı	Jsable Dev	ices					
		Devices n, User)	File-		CNET/10 J□N□	Special Function	Index Register	Constants	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	Module U□\G□	Žn	K, H (16#)			
n1	•	•	•	_	_	_	_	•	_		
n2	•	•	•	_	_	_	_	•	_	SM0	9
d	_	•	•	_	_	_	_	_	_	SIVIU	9
n3	•	•	•	_	_	_	_	•	_		

GX IEC Developer



GX Developer

```
G.RITO Un n1 n2 d n3
```

Set Data	Meaning	Range	Contents is stored by	Data Type
Un	Head I/O address of the CC-Link master module (Only the upper two digits of an address expressed as a 3-digit number are specified, e. g. the head address X/Y100 is set as 10 _H)	0 to FE _H		
n1	Write destination Specify the station number of the intelligent device station where data is written to. Specify "FF _H " when data is to be moved to the random access buffer.	1 to 64 or FF _H		BIN 16-bit
n2	The offset value of the automatic updated buffer of the intelligent device station specified by the master station or the random access buffer. The head address to write to is designated relative to the head address of the automatic updated buffer. An example: To write data to the address 356 _H of the buffer memory, which starts at address 350 _H , the value 6 _H must be specified at n2.	Between 0 and the max. value set in the parameters.	User	
d	First address of the area where the write data is stored.	Within the range of the specified device		Address
n3	Number of points to write (unit: words)	1 to 4096		BIN 16-bit

Functions


Write to automatic updating buffer memory

RITO Data write

The RITO instruction moves data from the device memory of the PLC CPU to the automatic updating buffer memory in the master station. The data is than transferred to another station on CC-Link.

The data is specified by the head address (d) and the number of words (n3). The destination in the master-station is designated by n1 (equals the station number of the station where the data is finally send to) and n2 (head address of the automatic updating buffer memory in the master station). The head I/O number of the master station is specified in Un.

The function of the RITO instruction is explained in the following figure:



The RITO instruction cannot be executed at more than one station for the same intelligent device station.

Up to 4096 words may be written by the RITO instruction.

The assignment of the automatic updated buffers is performed using the "station information settings" of the network parameters of the GX Developer or GX IEC Developer.

Operation Error


In the following cases an operation error occurs, the error flag SM0 is set, and an error code is stored in SD0:


- When the module specified by Un is not an intelligent function module or a special function module. (error code: 2112)
- When an attempt was made to execute an unsupported instruction (error code: 4002)
- When the number of devices in the instruction is incorrect. (error code: 4003)
- When the instruction specifies a device that cannot be used. (error code: 4004)
- When the station number specified at n1 does not exist. (error code: 4100)
- When the number of words to write specified in n3 is outside of the setting range. (error code: 4100)

Program Example

RITO

When the input X0 is set, the contents of 10 data registers (D0 to D10) is moved to the automatic updated buffer memory for the station set to station number 1 in the master module. This buffer begins at the address 300_H . The data is stored from address 400_H onward (offset = 100).





11.5.14 RIFR (A series)


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
•	•	•	•		

Devices MELSEC A

										Us	able	e De	vice	s								9	steps		Carry	Error
			Bit	Devi	ices				١	Nord	l De	vice	s (1	6-bit)		Cons	stant	Poi	nter	Level	däng	of	Index	Flag	Flag
	X	Υ	M	L	s	В	F	T	С	D	W	R	A0	A1	Z	V	K	H (16#)	Р	ı	N	Blocklänge	Number	ıl	M9012	M9011
n1																	•	•								
n2								•	•	•	•	•					•	•								
n3								•	•	•	•	•					•	•					29			•
n4								•	•	•	•	•					•	•								
d1								•	•	•	•	•														

GX IEC Developer



GX Developer



Variables

Set Data	Meaning	Range	Contents is stored by	Data Type
n1	Head I/O address of the CC-Link master module (Only the upper two digits of an address expressed as a 3-digit number are specified, e. g. the head address X/Y100 is set as 10 _H)	0 to FE _H		
n2	Source of the data Specify the station number of the intelligent device station where data is read from. (Only when the station which executes the RIFR instruction is the master station.) When data is to be read from the random access buffer, specify "FF _H ".	1 to 64 or FF _H	User	BIN 16-bit
n3	 Sending/receiving buffer address of the intelligent device station specified in master station Offset for random access buffer Between 0 and the max. value set in the parameters			
n4	Number of points to read (unit: words)	1 to 4096		
d1	First address of the area where the read data will be stored.	Within the range of the specified device		Address


Functions

Read from to automatic updating buffer memory

RIFR Data read

The RIFR instruction moves data from the automatic updating buffer memory in the master station to the device memory of the PLC CPU. The storage area for this data is specified by the head address (d1) and the number of words (n4). The source of the data is designated by the station number entered in n2 and the head address in the automatic updating buffer memory of the master station (n3). The head I/O number of the master station is specified in n1.

The function of the RIFR instruction is explained in the following figure:



Up to 4096 words may be read by the RIFR instruction.

The size of the automatic updating buffer can be set using a RLPA instruction.

Execution Conditions

When the LEDA instruction is used, the RIFR instruction is executed every scan while the read command is ON.

When the LEDB instruction is used, the RIFR instruction is executed only one scan on the leading edge (OFF -> ON) of the read command.

Operation Error


Either of the following conditions will result in an operation error. In this case the error flag M9011 is set and an error code is issued:

- The buffer memory address specified is outside the allowable range.
 (error code in D9008: 50, error code in D9091 (AnUCPU) or D9092 (AnSHCPU): 503)
- The number of data to write is larger than 4096. (error code in D9008: 50, error code in D9091 (AnUCPU) or D9092 (AnSHCPU): 503)

Program Example

RIFR

When the input X20 is set, the following program reads the contents of 11 points of the automatic updated buffer set to station number 1 in the master module, starting with address $400_{\rm H}$. This data is then stored in the PLC CPU to D100 and the successive registers. The master module of CC-Link is allocated to the I/O numbers X/Y000 to X/Y01F.



For further information about the programming of dedicated instructions using the MELSEC editors please refer to chapter 3.3 of this manual.

11.5.15 RIFR (QnA series and System Q)


CPU

AnS	AnN	AnA(S)	AnU	QnA(S), Q4AR	System Q
				•	•

Devices MELSEC Q

	Usable Devices										
		Devices n, User)	File-	MELSE(Direct		Special Function Module	Index Register	Constants	Other	Error Flag	Number of steps
	Bit	Word	Register	Bit	Word	U_\G_	Žn	K, H (16#)			
n1	•	•	•			_	_	•	-		
n2	•	•	•	1		_		•		SM0	9
n3	•	•	•	1		_		•		SIVIU	9
d	_	•	•	_	_	_	_	_	_		

GX IEC Developer



GX Developer

```
G.RIFR Un n1 n2 d n3
```

Variables

Set Data	Meaning	Range	Contents is stored by	Data Type
Un	Head I/O address of the CC-Link master module (Only the upper two digits of an address expressed as a 3-digit number are specified, e. g. the head address X/Y100 is set as 10 _H)	0 to FE _H		
n1	Source of the data Specify the station number of the intelligent device station where data is read from. Specify "FF _H ", when data is to be read from the random access buffer.	1 to 64 or FF _H		BIN 16-bit
n2	The offset value of the automatic updated buffer of the intelligent device station specified by the master station or the random access buffer. The head address for the data to read is designated relative to the head address of the automatic updated buffer. An example: When reading should start at the address 356 _H of the buffer memory, which starts at address 350 _H , the value 6 _H must be specified at n2.	Between 0 and the max. value set in the parameters	and the max. value set in the	
n3	Number of points to read (unit: words)	1 to 4096		
d	First address of the area where the read data will be stored.	Within the range of the specified device		Address


Functions

Read from to automatic updating buffer memory

RIFR Data read

The RIFR instruction moves data from the automatic updating buffer memory in the master station to the device memory of the PLC CPU. The storage area for this data is specified by the head address (d) and the number of words (n3). The source of the data is designated by the station number entered in n1 and the offset for the automatic updating buffer memory of the master station (n2). The head I/O number of the master station is specified in Un.

The function of the RIFR instruction is explained in the following figure:



The RIFR instruction cannot be executed at more than one station for the same intelligent device station.

Up to 4096 words may be read by the RIFR instruction.

The assignment of the automatic updated buffers is performed using the "station information settings" of the network parameters of the GX Developer or GX IEC Developer.

Operation Error


In the following cases an operation error occurs, the error flag SM0 is set, and an error code is stored in SD0:


- When the module specified by Un is not an intelligent function module or a special function module. (error code: 2112)
- When an attempt was made to execute an unsupported instruction (error code: 4002)
- When the number of devices in the instruction is incorrect. (error code: 4003)
- When the instruction specifies a device that cannot be used. (error code: 4004)
- When the station number specified at n1 does not exist. (error code: 4100)
- When the number of words to read specified in n3 is outside of the setting range. (error code: 4100)

Program Example

RIFR

When the input X0 is set, the following program reads the contents of 10 points of the automatic updated buffer set to station number 1 in the master module and stores this data in the PLC CPU to D0 and the successive registers. The automatic updated buffer begins at the address $300_{\rm H}$. Reading starts at the address $400_{\rm H}$ (offset = 100). The master module of CC-Link is allocated to the I/O numbers X/Y040 to X/Y41F.





12 Microcomputer Mode (AnN(S))

The MELSEC A series (except for AnA, AnAS, and AnU) supports the combined execution of sequence program and microcomputer program. The microcomputer program allows the execution of program sequences leaving the macro range (main and sub program). A microcomputer program is invoked via a SUB(P) instruction.

MELSEC AnA, AnAS, AnUS, QnA, QnAS and System Q CPUs do not process microcomputer programs.

12.1 Storage capacities and memory areas

The following table gives a CPU related overview of capacities and memory areas for micro-computer programs:

CPU	Processor	Mikrocomputer Program Area	Work Area	Stack Area	Instructions not supported
A1	8086 (8 MHz)	0 – 10 kBytes			
A2	(0 1011 12)	0 – 26 kBytes			
А3		0 – 58 kBytes (MAIN) 0 – 58 kBytes (SUB)			
A1N	8086	0 – 10 kBytes			
A2N-S1	(10 MHz)	0 – 26 kBytes			INT, INTO, IRET, IN,
A2S		0 – 26 kBytes		Harr	OUT, HLT, WAIT, LOCK, ESC
A3N		0 – 58 kBytes (MAIN) 0 – 58 kBytes (SUB)	A100H – A1FFH (256 Bytes)	User area: 128 Bytes	200
A1S	8086 (8 MHz)	0 – 14 kBytes			
A1S-S1	(0 IVITZ)	0 – 14 kBytes	-		
A2C		0 – 26 kBytes			
АЗН	80286 (8 MHz)	0 – 58 kBytes (MAIN) 0 – 58 kBytes (SUB)			INT, INTO, IRET, IN, OUT, HLT,
АЗМ		0 – 58 kBytes (MAIN) 0 – 58 kBytes (SUB)			WAIT, LOCK, ESC, CLI, STI

NOTE

The microcomputer program area is specified in multiples of 2 kBytes. The memory areas for the individual program parts (microcomputer and sequence program in the MAIN and SUB range) must not overlap.

In order to avoid malfunction never use instructions not supported by microcomputer programs (refer to table above).

12.2 Applying user-created microcomputer programs

The source code written by the user in 8086 assembly language is compiled (converted) into a machine language comprehensible to the PLC by assembler programs under $CP/M^{\textcircled{B}}$ or $MS\text{-}DOS^{\textcircled{B}}$. The compiled program is called the "object program" and is to be stored in the microcomputer memory area of the CPU. A C-compiler transfers the OBJ file to the PLC via a programming terminal.


NOTE Please check, whether these functions are available and supported by your version of the programming software.

Precaution on preparing the microcomputer program

- Provide the PUSH instruction at the start of the microcomputer program so that the contents
 of registers used during execution are saved in the stack areas. Also, provide the POP
 instruction at the end of the program so that the contents of registers saved in the stack
 areas are returned.
- Initialize the registers to be used in the microcomputer program at the start of the microcomputer program. The contents of the registers are not defined once the microcomputer program is called from the sequence program.
- Since the microcomputer program is executed only if it is called from the sequence program with the SUB(P) instruction, the sequence program is always required.
- To return from the microcomputer program to the sequence program, use the RETF intruction.

12.2.1 Memory map


The microcomputer program is stored in two different memory areas of the CPU. The area from 8000H through 9FFFH with a capacity of 8 kBytes is used for data storage and the area from A100H through A1FFH is used as work area for the microcomputer program.



Data storage area

12.2.2 Address configuration of the data storage area

One address of the data storage area consists of 16 bits and is subdivided into an even and an odd area of 8 bits each. The following figure shows the configuration pattern of one address.



¹ One address 8000н

² Work area for microcomputer program

² Odd 8-bit area (8001_H)

³ Even 8-bit area (8000н)

12.2.3 Configuration of data memory area

The data memory area from 8000H through 9FFFH is used by the CPU to store the device data. The following tables show the device related configuration of this area:

Device	CPU Type	Address	Configuration
	A1 A1N	8000н - 803Fн X0 - FF	
Input	A2 A2C A2N A2S	8000н _ X0 - 1FF 803Fн	1 2 b15 b14 b13 b12 b11 b10 b9 b8 b7 b6 b5 b4 b3 b2 b1 b0 8000H
(X)	A2N- S1	8000н - X0 - 3FF 80FFн	8004H kimiskimiskimiskimiskimiskimiskimiskimi
	A3 A3N	8000н - X0 - 7FF 81FFн	3 4
	A1 A1N	8200H - 823FH Y0 - FF	1 2 b15b8 b7 b6 b5 b4 b3 b2 b1 b0
	A2 A2C A2N A2S	8000н - Y0 -1FF 827Fн	8200H 8202H 8204H
Output (Y)	A2N- S1	8200H - X0 - 3FF 827FH	In refresh mode operation the data is written to and read from the output module via the output memory.
	A3 A3N	8200н - Y0 - 7FF 83FFн	In direct mode operation the data is written directly to the output module but read from the output module via the output memory.

¹ Odd addresses

² Even addresses

³ Area storing ON/OFF data status of a remote station (read and write), 0 = OFF, 1 = ON. Obtain actual input by the following expression: $(X)=(XIM) \vee (\overline{X})$

⁴ Area storing ON/OFF data status of an input module (read only), 0 = OFF, 1 = ON.

⁵ Area storing operation results of the PLC (read and write), 0 = OFF, 1 = ON.

Device	CPU Type	Address	Configuration
Internal relay (M) Latch relay (L) Step relay (S)		8400H M/L/S - 0 - 2047	
Link relay (B)		8600H - F0 - 255 86FFH	
Annun- ciator (F)	A1 A2	8700H - 873FH F0 - 255	1 2 b15b8 b7 b6 b5 b4 b3 b2 b1 b0
Special relay (M)	A3 A1N A2N-S1 A3N A1S A1S-S1	8740H - M 9000- 9255 877FH	8400 H
Timer contact (T)	A2C	8780н - Т0 - 255 87ВFн	3
Counter contact (C)		87C0H - C0 - 255	
Timer coil (T)		9С00н - 9С3Fн Т0 - 255	
Counter coil (C)		9C40H - 9C7FH C0 - 255	

¹ Odd area

² Even area

 $^{^{\}rm 3}$ Area storing operation results of the PLC (read and write).

Device	CPU Type	Address	Configuration
Data register (D)		8800н _ D0 - 1023	
Link register (W)		9000H - 97FFH W0 - 3FF	
Current value of timer (T)	A1 A2	9800H - T0 - 255 99FFH	
Current value of counter (C)	A3 A1N A2N-S1	9A00H - C0 - 255 9BFFH	b7b0 8800н 8801н
Special register (D)	A3N A1S1 A1S-S1 A2C	9D00н - D9000- 9255 9EFFн	b15b8
Accu- mulator (A0, A1)		9FF8H - A0 / A1 9FFAH	
Index register (Z,V)		9FFCH Z/V 9FFEH	

Device	CPU Type	Address	Configuration	
Input (X)		8000н - X0 - 7FF 80FFн	1 2 8000H XF XE XD XC XB XA X9 X8 X7 X6 X5 X4 X3 X2 X1 X0 8002H X1F X1E X1D X1C X18 X1A X19 X18 X17 X16 X15 X14 X13 X12 X11 X10 8004H X2F X2E X2D X2C X28 X2A X29 X28 X27 X26 X25 X24 X23 X22 X21 X20 X20 X26 X25 X24 X23 X22 X21 X20	
Output (Y)	АЗН АЗМ	8200н - 82FFн Y0 - 7FF	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
Internal relay (M) Latch relay (L) Step relay (S)		8400H - M/L/S 0 - 2047 84FFH	1 2	
Link relay (B)			8600H - B0 - 3FF 867FH	8400 H M15 M14 M13 M12 M11 M10 M9 M8 M7 M6 M5 M4 M3 M2 M1 M0 M8 M6 M7 M6 M5 M4 M3 M2 M1 M0 M6 M5 M4 M3 M2 M1 M10 M10 M10 M10 M10 M10 M10 M10 M10
Annunci- ator (F)		8700н - F0 - 255 871Fн		

¹ Odd addresses

² Even addresses

³ Area storing ON/OFF data status of an input module (read only)

⁴ Area storing operation results of the PLC (read and write)

Device	CPU Type	Address	Configuration
Special relay (M)		8740н _ М 9000- 9255 875Fн	
Timer contact (T)		8780н - 879Fн То - 255	1 2 b15 b14 b13 b12 b11 b10 b9 b8 b7 b6 b5 b4 b3 b2 b1 b0
Counter contact (C)	A3H A3M	87C0H - 87DFH C0 - 255	8400 H M15 M14 M13 M12 M11 M10 M9 M8 M7 M6 M5 M4 M3 M2 M1 M0 M0 M2
Timer coil (T)		9С00н - 9С1Fн Т0 - 255	3
Counter coil (C)		9C40H - 9C5FH C0 - 255	

¹ Odd addresses

² Even addresses

³ Area storing operation results of the PLC (read and write)

Device	CPU Type	Address	Configuration
Data register (D)		8800H - D0 - 1023	
Link register (B)		9000H - 97FFH W0 - 3FF	
Current value of timer (T)		9800H - T0 - 255 99FFH	
Current value of counter (C)	A3H A3M	9A00H - C0 - 255 9BFFH	b7b0 8800 H 8801 H
Special register (D)		9D00н _ D9000- 9255 9EFFн	b15b8
Accumu- lator (A0, A1)		9FF8H - A0 / A1 9FFAH	
Index register (Z,V)		9FFCH Z/V 9FFEH	

Device	CPU Type	Address
File Register (R) Block no. 0	A2 A3 A2N A2N-S1 A2S A3N A3H A3M A1S A1S-S1 A2C	Head address of file register = 20000H + (capacity of RAM cartridge) - (capacity of file register) Capacity of RAM cartridges (Value for calculation) A3(N)MCA-0 = 16 kByte A3(N)MCA-2 = 16 kByte A3(N)MCA-4 = 32 kByte A3(N)MCA-8 = 64 kByte A3MCA-12 = 96 kByte A3MCA-16 = 144 kByte (actual capacity: 128k) A3MCA-18 = 144 kByte (actual capacity: 192 k) A3MCA-24 = 144 kByte (actual capacity: 320 k) A3NMCA-40 = 144 kByte (actual capacity: 448 k) Value for calculation Comment data capacity: (Number of comments) x 16 Byte + 1 kByte File register capacity: (Number of file registers) x 2 Byte Note: For the calculation of capacities, note that 1 kByte equals 1024 Bytes and not 1000 Bytes.
Extension file register (R) Block no. 1 – 9		Head address of file register by each block number = 20000H + (Capacity of RAM cartridge) - (comment data capacity) - (file register capacity) - (status latch capacity) - (sampling trace capacity) - 4000H x n Comment data capacity: (Number of comments) x 16 Byte + 1KByte File register capacity: (Number of file registers) x 2 Byte Status latch capacity: Number of set bytes Sampling trace capacity: 8 kByte (if setting is provided) n: Block number

Device	CPU Type	Address						
Extension file register (R) Block no. 10 - 28		Memory cartride		3 28 27 26 25 24 23 22 21 20 19	2 A0000 H A4000 H A8000 H AC000 H B0000 H B4000 H BC000 H C0000 H C4000 H C8000 H			
	A2C			17 16	СС000н D0000н			
				15	D4000 н			
				14	D8000 н			
				13	DC000н			
				12	Е4000 н			
				11	Е8000 н			
,				10	ЕС000н			

¹ A3NMCA-16

² A3NMCA-24, 40 oder 56

³ Block no.

⁴ Head address

13 Error Codes

If an error occurs when the PLC is turned ON, set into RUN mode, or during operation, the self diagnostic functions of the CPU returns an error (LED indication or message on LED display) and store the error information in special relays (M) or diagnostic relays (SM) and in the special register (D9008) or diagnostic registers (SD).

13.1 Table of error codes; Q00J, Q00 and Q01CPU

The following table contains an overview of all possible errors and the corresponding error messages, possible causes, and remedial advice. Only the error messages of the Q00JCPU, Q00CPU and the Q01CPU are included.

Error code	Eurou mooos ::-	Common information	Individual information	LED S	Status	CPU	PU Diagnostic timing	
(SD0) ¹	Error message	(SD5 to 15) ¹	(SD13 to 20) ¹	RUN	ERROR	Status	Diagnostic timing	
1000	MAIN CPU DOWN	_	_	OFF	Flashes/ON	Stop	Always	
1010								
1011	END NOT EXECUTE	_	_	OFF	Flashes	Stop	When an END instruction is executed.	
1012								
1101								
1102	RAM ERROR			OFF	Flashes	Stop	At power ON/At reset	
1103	NAIVI LINON			OIT	Tiasiles	σιυμ	At power OWALTESEL	
1104								
1200								
1201	OPE. CIRCUIT ERR.	_	_	OFF	Flashes	Stop	At power ON/At reset	
1202								
1300	FUSE BREAK OFF	Unit/Module no.	_	OFF/ON	Flashes/ON	Stop/ Continue ²	When an END instruction is executed.	
1310	I/O INT ERROR	Unit/Module no.	_	OFF	Flashes	Stop	During interrupt	
1401			_				At power ON/At reset When an intelligent function module is accessed.	
1402	SP. UNIT DOWN	Unit/Module no.	Program error location	OFF	Flashes	Stop/ Continue ³	When an intelligent function module is accessed.	
1403			_				When an END instruction is executed.	

¹ Specifications in parentheses () indicate the special register numbers where individual information is stored.

 $^{^2}$ The CPU operation status on occurence of an error can be set via parameters (LED display will change accordingly).

³ Stop/continue operation is selectable for each module by setting parameters..

Error description and cause	Remedy
RUN mode suspended or failure of main CPU 1.) Malfunction due to noise or other reasons 2.) Hardware fault	1.)Measure noise level.
Entire program was executed without execution of an END instruction. 1.) When END instruction is executed it is read as a different instruction code. 2.) The END instruction was altered to another instruction code.	Peset CPU and switch back to RUN mode. If the same error is indicated again this hints to a CPU hardware fault. Please contact your nearest MITSUBISHI service.
Error in internal RAM where CPU sequence program is stored.	
Error in RAM used as CPU work area.	
Internal CPU error	
RAM address error in CPU	This hints to a CPU hardware fault. Please contact your nearest MITSUBISHI service.
Malfunction of operation circuit performing CPU-internal index qualification.	
Malfunction of CPU hardware (Logic)	
Malfunction of circuit performing sequence processing.	
Blown fuse in output module.	Check ERR LEDs of output modules and replace the module whose LED is lit. The module with a blown fuse can also be checked with a programming terminal. Monitor the special registers SD130 to SD137 on the display of a programming terminal and check if there is a bit set (1), which corresponds to the module with the blown fuse.
An interrupt occurred although there is no interrupt module in the system.	One of the connected modules has a hardware fault. Check the connected modules. Please contact your nearest MITSUBISHI service.
There was no response from an intelligent function module during initial communications. The size of the buffer memory of the intelligent function module is abnormal.	The CPU module has a hardware fault. Please contact your nearest MITSUBISHI service.
A special function module was accessed in the program, but there was no response.	The CPU module has a hardware fault. Please contact your nearest MITSUBISHI service.
1.)There was no response from the intelligent function module when the END instruction is executed. 2.) An error is detected at the intelligent function module.	The accessed special function module has a hardware fault. Please contact your nearest MITSUBISHI service.

Error codes 1411 to 2112

ing
го
executed.
executed.
d.
d.

¹ Specifications in parentheses () indicate the special register numbers where individual information is stored.

 $^{^2}$ The CPU operation status on occurence of an error can be set via parameters (LED display will change accordingly).

Error description and cause	Remedy
After performing a parameter I/O allocation a special function module cannot be accessed at initial communications. On occurrence of this error the initial I/O number of the according module is stored	
The FROM/TO instruction set could not be executed due to a control pulse error with a special function module. On occurrence of this error the program error location is stored.	Either a special function module or the CPU module or a base unit has a hardware fault. Please contact your nearest MITSUBISHI service.
An error is detected on the system bus (Wait-length time-out, arbitration time-out).	
An error is detected on the systembus.	
Fault of the main or extension base unit was detected.	
A momentary interruption of the power supply occurred.	Check the power supply.
Low voltage of CPU module battery The battery of the CPU battery is not connected.	Replace battery. Solution (1.) Replace battery. Solution (2.) Install a lead connector, if the battery is intended for the internal RAM or backup.
I/O module information changed at power ON I/O module (or special function module) not installed properly on the base unit	Read the common error information on the display of a programming terminal and check the installation of the according module on the base unit. Alternatively, monitor the special registers SD150 to SD157 on the display of a programming terminal and check the installation of the modules of which the according bit is set "1".
In the parameter I/O allocation settings, an intelligent function module was allocated to a location reserved for an I/O module or vice versa. In the parameter I/O allocation settings, a module other than CPU was allocated to a location reserved for a CPU module or vice versa. No CPU module was allocated to a location for a CPU module. A general-purpose switch was set to the module with no general purpose switches.	Correct the parameter I/O allocation settings accordingly. Reset the general-purpose switch settings.
More than one Ql60 interrupt module is installed on the base unit.	Install one QI60 module only
More than one MELSECNET/H module is installed. More than one Ethernet module is installed. More than two CC-Link modules are installed. Hore are identical network or station numbers in a MELSECNET/H network.	1.) Run max. 1 module. 2.) Run max. 1 module. 3.) Run max. 2 modules. 4.) Check network and station numbers.
The head X/Y set in the parameter I/O allocation settings is also the head X/Y for another module.	Reset the parameter I/O allocation settings and adopt it to the actual status.
The module addressed by a FROM/TO instruction set is not a special function module. The special function module being accessed is faulty.	Read induvidual error information then check and edit the FROM/TO instruction set that corresponds to the numeric value there (program error location).
The location designated by link direct device is not a network module.	In case of a faulty module, please contact your nearest MITSUBISHI service.
The designated special function module is not a special function module or not the relevant one.	Read individual error information then check and edit the special function module dedicated instruction that corresponds to the numerical value there (program error location).

Error codes 2120 to 3004

Error		Common	Individual	LEI	LED Status		
code (SD0) ¹	Error message	information (SD5 to 15) ¹	information (SD13 to 20) ¹	RUN	ERROR	CPU Status	Diagnostic timing
2120							
2122							
2124	SP. UNIT LAY ERR.	_	_	OFF	Flashes	Stop	At power ON/At reset
2125							
2200	MISSING PARA.	Drive Name	_	OFF	Flashes	Stop	At power ON/At reset
2400	FILE SET ERROR	File-Name	Parameter number	OFF	Flashes	Stop	At power ON/At reset
2401	TILL SLI LINON	The Name	i arametei numbei	0.1	Tidolioo	σιορ	THE POWER ON THE TOOLS
2500							
2501	CAN'T EXE. PRG.	File-Name	_	OFF	Flashes	Stop	At power ON/At reset
2502							
2503							
3000							At power ON/At reset/
3001	PARAMETER ERROR	File-Name	Parameter number	OFF	Flashes	Stop	STOP → RUN
3003							
3004							

¹ Specifications in parentheses () indicate the special register numbers where individual information is stored.

² The CPU operation status on occurence of an error can be set via parameters (LED display will change accordingly).

Error description and cause	Remedy
A QA[]B or QA1S[]B is used a the base unit.	Use a Q[]B a the base unit.
A QA1S[]B is used as the main base unit.	Use a Q[]B a the main base unit.
A module is installed at the 25th or later slot (17th or later for Q00JCPU). A module is installed at the slot later than the number of slots specified with base allocation setting. A module is installed at the I/O points later than the actual I/O points. A module installed at the last I/O point occupies more points. More than 4 extension bases are connected (more than 2 extension bases for Q00JCPU).	Remove the module installed at the 25th or later slot (17th or later for Q00JCPU). Remove the module installed at the slot later than the number of slots specified with base allocation setting. Remove the module installed at the I/O points later than the actual I/O points. Change the last module for a module whose occupying points do not exceed the actual I/O points. Connect max. 4 extension bases (2 for Q00JCPU).
A module which the CPU cannot recognize has been installed. There was no response from an intelligent function module.	Install a module, which can be used with the Q-CPU. The intelligent function module has a hardware fault. Please contact your nearest MITSUBISHI service.
There is no parameter file at the program memory.	Check and correct the setting of the parameter enabled drive switch. Provide a parameter file on the designated drive.
The file designated by the PC file settings in the parameters cannot be found.	Read the individual error information on the display of a programming terminal and ensure that the drive and file destination correspond to the numerical values there. Create the designated file.
The file designated by the parameter PC RAS settings fault history area was not created.	Read the individual error information on the display of a programming terminal and ensure that the drive and file destination correspond to the numerical values there. Check the remaining free memory on the memory card.
There is a program file that uses a device that exceeds the device allocation range designated by the parameter device settings.	Read the individual error information on the display of a programming terminal and ensure that the parameter device settings and the program file device allocation correspond to the numerical values there (file name).
There are multiple program files although "none" is set in the parameter program settings.	Edit the parameter program settings to 'yes'. Delete unneeded programs.
The program file is not correct. Alternatively, the file contents are not those of a sequence program.	Check whether the file format is *.QPG and whether the file contents are intended for a sequence program.
There are no program files at all.	Check the program configuration and the parameters.
The parameter settings for timer time limit setting, the RUN-PAUSE contact, the common pointer number, the general data processing, number of vacant slots, or system interrupt settings exceed the relevant CPU range.	Nead the detailed error information on the display of the programming terminal, check the parameter items corresponding to the numerical values (parameter numbers) there, and correct if necessary.
Parameter settings were destroyed.	2.)If the error is still generated, this hints to a memory error either in the internal CPU RAM or on the memory card.
The number of devices set at the parameter device settings exceeds the relevant CPU range.	Please contact your nearest MITSUBISHI service.
The parameter file is incorrect. Alternatively, the contents of the file are not parameters.	Check whether the file format is *.QPA and whether the file actually contains parameters.

Error codes 3100 to 4030

Error	_	Common information	Individual information	LE	O Status	CPU		
code (SD0) 1	Error message	(SD5 to 15) ¹	(SD13 to 20) ¹	RUN	ERROR	Status	Diagnostic timing	
3100								
3101								
3102								
3103	LINK PARA. ERROR	File-Name	Parameter number	OFF	Flashes	Stop	At power ON/At reset/ STOP → RUN	
3104	3104							
3105								
3106								
3107								
3300								
3301	SP. PARA. ERROR	File-Name	Parameter number	OFF	Flashes	Stop	At power ON/At reset/ STOP → RUN	
3302								
4000								
4002	INSTRCT CODE. ERR.	Program error location	_	OFF	Flashes	Stop	At power ON/At reset/ STOP → RUN	
4003								
4004								
4010	MISSING END INS.						At nower ON/At reset/	
4021	CAN'T SET (P)	Program error location	_	OFF	Flashes	Stop	At power ON/At reset/ STOP → RUN	
4030	CAN'T SET (I)							

 $^{^{1}}$ Specifications in parentheses () indicate the special register numbers where individual information is stored.

Error description and cause	Remedy
1.) The number of actually installed modules is different from that designated in the number of modules setting parameter of MELSECNET/H 2.) The head I/O number of actually installed modules is different from that designated in the network setting parameter of MELSECNET/H 3.) Some of the data in the parameter cannot be handled. 4.) The station type of MELSECNET/H has been changed, while the power is on. (A change from RESET to RUN is required to change the station type).	Write after correcting the network parameters. If the error is still generated, please contact your nearest MITSUBISHI service
The network no. specified by a parameter is different from that of the actually mounted network. The head I/O number specified by a parameter is different from that of the actually mounted I/O unit. The network class specified by a parameter is differrent from that of the actually mounted network. The network refresh parameter of the MELSECNET/H is out of the specified area.	Match the data specified by the parameters with those of the actually mounted network and units.
An error was discovered when the network parameter check was made at the network module.	
Though the number of units for the Ethernet unit quantity set parameter is set at one or more, the actually mounted number of units is zero. The head I/O number for the Ethernet set parameters is different from that of the actually mounted I/O unit.	
Ethernet and MELSECNET/H use the same network number. Network number, station number and group number set by the parameter is out of range. The I/O number is out of range of the CPU used. Ethernet-specific parameter setting is not normal. The parameter peculiar to Ethernet is not normal.	Write after correcting the network parameters. If the error is still generated, please contact your nearest MITSUBISHI service.
Though the number of units for the CC-Link unit quantity set parameters is set at one or more, the actually mounted number of units is zero. The head I/O number for the common parameters is different from that of the actually mounted I/O unit. The station class for the CC-Link unit quantity set parameters is differrent from that of the actually mounted station.	
The network refresh parameter for CC-Link is out of range.	
The contents of the CC-Link parameter are incorrect.	
The first I/O number in the intelligent function module parameter set on GX Configurator differs from the actual I/O number.	Check the parameter setting.
The refresh range of the intelligent function module exceeds the file register capacity The intelligent function module's refresh parameter setting is outside the available range.	
The intelligent function module's refresh parameter are incorrect.	
The program contains an instruction code that cannot be decoded. An unusable instruction is included in the program.	
The instruction name is incorrect.	
The instruction designates an incorrect number of devices.	
The instruction designates a device that cannot be used.	Read the common error information on the display of the programming terminal and check the files corresponding to the numerical values there (program error location).
The program contains no END-(FEND-) instruction.	
The common pointer numbers used by individual files overlap.	
The allocation pointer numbers used by individual files overlap.	

Error codes 4100 to 9000

Error		Common information	Individual	LEC)-Status	CPU		
code (SD0) 1	Error message	(SD5 to 15) ¹	information (SD13 to 20) ¹	RUN	ERROR	Status	Diagnostic timing	
4100								
4101	OPERATION ERROR	Program error location	_	OFF/ON	Flashes/ON	Stop/ Continue ²	When an instruction is executed.	
4102								
4108								
4200								
4201	FOR NEXT ERROR	Program error location	_	OFF	Flashes	Stop	When an instruction is executed.	
4202								
4203								
4210								
4211	CAN'T EXECUTE (P)	Program error location	_	OFF	Flashes	Stop	When an instruction is executed.	
4212		, , , , , , , , , , , , , , , , , , , ,				·		
4213								
4220								
4221	CAN'T EXECUTE (1)	Program error location	_	OFF	Flashes	Stop	When an instruction is executed.	
4223								
4231	INST. FORMAT ERR	Program error location	_	OFF	Flashes	Stop	When an instruction is executed.	
5001	WDT ERROR	Time (Set value)	Time (value actually measured)	OFF	Flashes	Stop	Always	
5010	PRG. TIME OVER	Time (Set value)	Time (value actually measured)	ON	ON	Continue	Always	
	_			ON	OFF			
9000	F**** 3	Program error location	Annunciator number	US	ER LED ON	Continue	When an instruction is executed.	

 $^{^{1}}$ Specifications in parentheses () indicate the special register numbers where individual information is stored.

 $^{^2}$ The CPU operation status on occurence of an error can be set via parameters (LED display will change accordingly). $^3 \star \star \star \star \star$ indicates the annunciator number.

Ursache	Abhilfe
The instruction cannot process the contained data.	
The designated device numbers for data processed by the instruction exceed the usable device range. Alternatively, the stored data or constants for the devices designated by the instruction exceed the usable range.	Read the common error information on the display of the programming terminal and check the indicated program step.
The network number or station number designated by a dedicated network instruction is incorrect. The link direct device is not set correctly.	
The CC-Link parameter are not set when the CC-Link instruction is executed.	Execute the CC-Link instruction after setting the CC-Link parameter.
No NEXT instruction was executed following the execution of a FOR instruction. Alternatively, there are fewer NEXT instructions than FOR instructions.	Read the common error information on the display of the programming terminal and check the
A NEXT instruction is executed without a prior FOR instruction. Alternatively, there are more NEXT instruction than FOR instructions.	indicated program step.
More than 16 nesting levels are progarmmed.	Reduce the number of nesting levels to 16 max.
A BREAK instruction is executed without a prior FOR instruction.	
The CALL instruction is executed but there is no subroutine at the specified pointer.	Read the common error information on the display of the programming terminal and check the
The executed subroutine contains no RET instruction.	indicated program step.
The RET instruction is programmed prior to the FEND instruction.	
More than 16 nesting levels are progarmmed.	Reduce the number of nesting levels to 16 max.
An interrupt was generated but no corresponding interrupt pointer was found.	
The executed subroutine contains no IRET instruction.	Read the common error information on the display of the programming terminal and check the
The IRET instruction is programmed prior to the FEND instruction.	indicated program step.
The IX and IXEND instructions are not programmed in combination. The numbers of IX and IXEND instructions are equal.	
The program scan time exceeds the WDT setting value designated by the parameter PC RAS setting.	Read the individual error information on the display of the programming terminal and check the numerical value (time) there, and shorten scan time if necessary.
The run time of a low-speed execution type program that is set in the parameter PC RAS setting exceeds the margin time of constant scan.	Check and change the constant scan time and the run time for the low-speed execution type program.
The annunciator F was set ON.	Read the individual error information on the display of the programming terminal and check the program corresponding to the numerical value (annunciator number).

13.2 Table of Error Codes; QnA CPUs and System Q

The following table contains an overview of all possible errors and the corresponding error messages, possible causes, and remedial advice. Only the error messages of the Q02(H), Q06H, Q12H, Q25H, QnA, QnAS and Q4AR CPUs are listed. The sign "e" in the corresponding CPU column indicates that the error is applied to all types of CPUs mentioned above. "Rem" indicates compatibility with remote I/O modules. A CPU type name in this column indicates that the error is applied to the specific type of CPU only.

Error	F	Common information	Individual information	LED S	LED Status		Diameter in the
code (SD0) ¹	Error message	(SD5 to 15) ¹	(SD13 to 20) ¹	RUN	ERROR	CPU Status	Diagnostic timing
1000				OFF	Flashes/ON	Stop	Always
1001							
1002							
1003							
1004	MAIN CPU DOWN	_	_				
1005				OFF	Flashes	Stop	Always
1006							
1007							
1008							
1009							
1010	END NOT EXECUTE	DT EXECUTE — —		OFF	Flashes	Stop	When an END instruction is executed.
1012	LIND NOT EXCOSTE			OH	11031163	σιορ	When an END instruction is executed.
1101							
1102							
1103							
1104	RAM ERROR	_	_	OFF	Flashes	Stop	At power ON/At reset
1105							
1200							
1201							At power ON/At reset
1202							
1203	OPE. CIRCUIT ERR.	_	_	OFF	Flashes	Stop	
1204							When an END instruction is executed.
1205							
1206							When an instruction is executed.

¹ Specifications in parentheses () indicate the special register numbers where individual information is stored.

Error description and cause	Remedy	Valid for:
RUN mode suspended or failure of main CPU 1.) Malfunction due to noise or other reasons 2.) Hardware fault	Measure noise level. Reset CPU and switch back to RUN mode. If the same error is indicated again this hints to a CPU hardware fault. Please contact your nearest MITSUBISHI service.	QnA CPU
	1.) Measure noise level.	Q CPU
RUN mode suspended or failure of main CPU 1.) Malfunction due to noise or other reasons 2.) Hardware fault	Reset CPU and switch back to RUN mode.If the same error is indicated again this hints to a CPU hardware fault.	Q CPU/Rem
L.) Haditato kan	Please contact your nearest MITSUBISHI service.	Q CPU
Entire program was executed without execution of an END instruction. 1.) When END instruction is executed it is read as a different instruction code. 2.) The END instruction was altered to another instruction code.	Neasure noise level. Neset CPU and switch back to RUN mode. If the same error is indicated again this hints to a CPU hardware fault. Please contact your nearest MITSUBISHI service.	
Error in internal RAM where CPU sequence program is stored.		•
Error in RAM used as CPU work area.	This hints to a CPU hardware fault.	
Internal CPU error	Please contact your nearest MITSUBISHI service.	
RAM address error in CPU.		
CPU shared memory fault	Neasure noise level. Reset CPU and switch back to RUN mode. If the same error is indicated again this hints to a CPU hardware fault. Please contact your nearest MITSUBISHI service.	Q CPU (Ver. B or later)
Malfunction of operation circuit performing CPU-internal index qualification.		
Malfunction of CPU hardware (Logic)	This hints to a CPU hardware fault. Please contact your nearest MITSUBISHI service.	•
Malfunction of circuit performing sequence processing.		
Malfunction of operation circuit performing CPU-internal index qualification.		
Malfunction of CPU hardware (Logic)	This hints to a CPU hardware fault.	Q4AR CPU
Malfunction of circuit performing sequence processing.	Please contact your nearest MITSUBISHI service.	2
The DSP operation circuit in the CPU is not operating properly.		

Table of Error Codes; QnA CPUs and System Q

Error codes 1300 to 1413

Error		Common information (SD5 to 15) ¹	Individual information (SD13 to 20) 1	LED Status		CPU	
code (SD0) 1	Error message			RUN	ERROR	Status	Diagnostic timing
1300	FUSE BREAK OFF	Unit/Module no	_	OFF/ON	Flashes/ON	Stop/ Continue ²	When an END instruction is executed.
1301	EX POWER OFF	Unit/Module no.	_	OFF/ON	Flashes/ON	Stop/ Continue ²	When an END instruction is executed.
1310	I/O INT ERROR	Unit/Module no.	_	OFF	Flashes/ON	Stop	During an interrupt
1401	SP. UNIT DOWN	Unit/Module no.	_	OFF/ON	Flashes/ON Stop/ Continue ³	At power ON/At reset When an intelligent function module is accessed.	
						Continue ³	At power ON/At reset
			Program error location		Flashes/ON	Stop/ Continue ⁴	When an intelligent function module is accessed.
1402							During execution of FROM/TO instruction set
1403			_				
1411	CONTROL-BUS ERR.				F Flashes		At power ON/At reset
1412		Unit/Module no.	Program error location	OFF		Flashes	riasnes Sto
1413	CONTROL-BUS ERR.	-	_	OFF	Flashes	Stop	Always

¹ Specifications in parentheses () indicate the special register numbers where individual information is stored.

 $^{^2}$ The CPU operation status on occurrence of an error can be set via parameters (LED display will change accordingly).

 $^{^3}$ This error can only be detected in redundant systems. Detection is possible in either the control system or the standby system.

 $^{^{\}rm 4}$ Stop/continue operation is selectable for each module by setting parameters.

Error description and cause	Remedy	Valid for:
Blown fuse in output module	1.) Check ERR LEDs of output modules and replace the module whose LED is lit. 2.) The module with a blown fuse can also be checked with a programming terminal. Monitor the special registers SD1300 to SD1331 and check if a bit is set ("1"), which corresponds to the module with a blown fuse.	Q CPU Rem
Blown fuse in output module	1.) Check blown fuse indicator LEDs of output modules and replace according fuse. 2.) Read common error information on display of programming terminal, and replace fuse of indicated output module. Alternatively, monitor the special registers SD1300 to SD1331 on the display of a programming terminal and replace the fuse of the output module of which the according bit is set ("1").	QnA CPU, Q4AR CPU
Blown fuse in output module The external power supply for output load is turned off or is disconnected.	1.) Check blown fuse indicator LEDs of output modules and replace according fuse. 2.) Read common error information on display of programming terminal, and replace fuse of indicated output module. Alternatively, monitor the special registers SD1300 to SD1331 on the display of a programming terminal and replace the fuse of the output module of which the according bit is set ("1"). 3.) Check wether the external power supply for output load is off or disconnected.	Q2AS CPU
The external power supply for output load is turned off or is disconnected. (For future use).	Check the external power supply for output loads.	Q CPU Rem
An interrupt occurred although there is no interrupt module in the system.	One of the connected modules has a hardware fault. Check the connected modules. Please contact your nearest MITSUBISHI service.	•
1.)There was no response from an intelligent function module during initial communications. 2.) The size of the buffer memory of the intelligent function module is abnormal.	The CPU module has a hardware fault. Please contact your nearest MITSUBISHI service.	Q CPU Rem
After performing a parameter I/O allocation there was no return signal from the special function module at initial communications. On occurrence of this error the initial I/O number of the according module is stored.	The accessed special function module has a hardware fault. Please contact your nearest MITSUBISHI service.	QnA CPU
A special function module was accessed in the program, but there was no response.	The CPU module has a hardware fault. Please contact your nearest MITSUBISHI service.	Q CPU Rem
A special function module was accessed during the execution of a FROM/TO instruction set but there was no response. On occurrence of this error the program error location is stored.	The accessed special function module has a hardware fault.	QnA CPU
1.)There was no response from the intelligent function module when the END instruction is executed. 2.) An error is detected at the intelligent function module.	Please contact your nearest MITSUBISHI service.	Q CPU Rem
After performing a parameter I/O allocation a special function module cannot be accessed at initial communications. On occurrence of this error the initial I/O number of the according module is stored.	Either a special function module or the CPU module or a base unit has a	● Rem
The FROM/TO instruction set could not be executed due to a control pulse error with a special function module. On occurrence of this error the program error location is stored.	hardware fault. Please contact your nearest MITSUBISHI service.	•
A System Q CPU of function version A is used in a multi-CPU system.	Change the CPU module to one of function version B or later. A special function module or the CPU module or a base unit has a hardware fault. Please contact your nearest MITSUBISHI service.	Q CPU (Ver. B or later)
An error is detected on the system bus (Wait-length time-out, arbitration time-out).	Either a special function module or the CPU module or a base unit has a hardware fault. Please contact your nearest MITSUBISHI service.	Q CPU Rem

Table of Error Codes; QnA CPUs and System Q

Error codes 1414 to 2101

Error	Error message	Common information (SD5 to 15) ¹ (S	Individual information (SD13 to 20) 1	LE) Status	CPU Status	
code (SD0) ¹				RUN	ERROR		Diagnostic timing
1414	CONTROL-BUS ERR.	Unit/Module no.	_	OFF	Flashes	Stop	When an END instruction is executed.
		_					
1415		Base no.					
1416		Unit/Module no.					At power ON/At reset
1421	SYS. UNIT DOWN ³	_	_	OFF	Flashes	Stop	Always
1500	AC DOWN	_	_	ON	OFF	Continue	Always
1510	DUAL DC DOWN 5V ⁴	_	_	ON	ON	Continue	Always
1520	DC DOWN 5V ⁵	_	_	OFF	Flashes	Stop	Always
1530	DC DOWN 24V ³	_	_	ON	ON	Continue	Always
1600	BATTERY ERROR	Drive name	_	ON	OFF	Continue	Alunio
1601				BAT. ALM LED ON		Continue	Always
1602							
2000	UNIT VERFIY ERR.	Unit/Module no.	_	OFF/ON	Flashes/ON	Stop/ Continue ²	When an END instruction is executed.
2100	SP. UNIT LAY ERR.	Unit/Module no.	_	OFF	Flashes	Stop	At power ON/At reset
2101							

¹ Specifications in parentheses () indicate the special register numbers where individual information is stored.

² The CPU operation status on occurrence of an error can be set via parameters (LED display will change accordingly).

 $^{^3}$ This error can only be detected in redundant systems. Detection is possible in either the control system or the standby system.

⁴ This error can only be detected in redundant systems.

 $^{^{5}}$ This error can be detected in either a standalone system or a in the control system of a redundant system.

Error description and cause	Remedy	Valid for:
Malfunction in one the installed modules. A System Q CPU of function version A is used in a multi-CPU system.	(1.) Change the CPU module to one of function version B or later. (2.) A special function module or the CPU module or a base unit has a hardware fault. Please contact your nearest MITSUBISHI service.	Q CPU (Ver. B or later)
An error is detected on the system bus.	Either a special function module or the CPU module or a base unit has a hardware fault. Please contact your nearest MITSUBISHI service.	Q CPU Rem
Fault of the main or extension base unit.	Either a special function module or the CPU module or a base unit has a hardware fault. Please contact your nearest MITSUBISHI service.	Q CPU (Ver. B or
A Bus fault was detected at power-on or reset.	i ilaluware iault. Flease contact your nearest immoodionii service.	later)
Hardware fault at the system management module AS92R.	Please contact your nearest MITSUBISHI service.	Q4AR CPU
A momentary interruption of the power supply occurred.	Check the power supply.	●/Rem
The 5 V DC voltage of one of the two power supplies in the redundant system extension bases has dropped below 85 % of the rated voltage.	Check the supply voltage of the power module. Replace the power module if	
The 5 V DC supplied voltage of the power supply modules in the extension base has dropped below 80 $\%$ of the rated voltage.	the voltage is below the rated voltage.	Q4AR CPU
The 24 V DC supplied to the system management module AS92R has dropped below 85 $\%$ of the rated voltage.	Check the power supply.	
Low voltage of CPU battery CPU module battery is not connected.	Property is intended for the internal RAM or backup.	•
Low voltage of the battery in memory card 1.	Deploye the hetter.	•
Low voltage of the battery in memory card 2.	Replace the battery.	QnA CPU
I/O module information changed at power ON. I/O module (or special function module) not installed properly on the base unit.	Read the common error information on the display of a programming terminal and check the installation of the according module on the base unit. Alternatively, monitor the special registers SD1400 to SD1431 on the display of a programming terminal and check the installation of the modules of which the according bit is set "1".	● Rem
A System Q CPU of function version A is used in a multi-CPU system.	Change the CPU module to one of function version B or later.	Q CPU (Ver. B or later)
A Slot, in which a Q160 interrupt module is installed, is set to other than intelligent function module or interrupt module.	Make settings to match the actual loading status.	Q CPU (Ver. B or later)
In the parameter I/O allocation settings, an intelligent function module was allocated to a location reserved for an I/O module or vice versa. In the parameter I/O allocation settings, a module other than CPU was allocated to a location reserved for a CPU module or vice versa. No CPU module was allocated to a location for a CPU module. A general-purpose switch was set to the module with no general purpose switches.	Correct the parameter I/O allocation settings accordingly. Reset the general-purpose switch settings.	Q CPU Rem
In parameter I/O allocation settings a special function module was allocated to a location reserved for an I/O module or vice versa.	Correct the parameter I/O allocation settings accordingly.	QnA CPU
More than 12 special function modules (except A1SI61 and QI60) capable of sending an interrupt to the CPU are installed.	Reduce the number of special function modules (except A1SI61 and QI60) to 12 or less.	Q CPU
More than 12 special function modules (except A161) capable of sending an interrupt to the CPU are installed.	Reduce the number of special function modules (except A161) to 12 or less.	QnA CPU

Error codes 2102 to 2109

Error code		Common information	Individual information	LEC) Status	CDII	
(SD0) ¹	Error message	(SD5 to 15) ¹	(SD13 to 20) ¹	RUN	ERROR	CPU Status	Diagnostic timing
2102							
2103							
2104	SP. UNIT LAY ERR.	Unit/Module no.	_	OFF	Flashes	Stop	At power ON/At reset
2105							
2106	SP. UNIT LAY ERR.	Unit/Module no.		OFF	Flashes	Stop	At power ON/At reset
2107							
2108							
2109 ²							

 $^{^{1}}$ Specifications in parentheses () indicate the special register numbers where individual information is stored. 2 This error can only be detected in the standby system of a redundant systems.

Error description and cause	Remedy	Valid for:
More than 6 modules A1SD51S are installed.	Reduce the number of A1SD51S to 6 or less.	Q CPU
More than 6 serial communications modules are installed (except A(1S)J71QC24).	Reduce the number of serial communications modules (except A(1S)J71QC24) to 6 or less.	QnA CPU Rem
Nore than one QI60 or A1SI61 interrupt module is installed in a single-CPU system. More than one QI60/A1SI61 module is set to the same control CPU in a multi-CPU system. Nore than one A1SI61 module is installed in a multi-CPU system.	1.) Reduce the number of QI60 or A1SI61 in a single-CPU system to one. 2.) Each CPU can control one QI60 or A1SI61 only. 3.) Install only one A1SI61 in a multi-CPU system. Use the QI60 when each CPU of a multi-CPU system shall control an interrupt module. (A combination of one A1S61 plus 3 QI60 is possible. Or use the QI60 modules only.)	Q CPU (Ver. B or later)
More than one A1SI61 or QI60 interrupt module is installed on the base unit.	Install one A1SI61 or QI60 module only	Q CPU
More than one A1SI61 interrupt module is installed on the base unit.	Install one A1SI61 module only.	QnA CPU
At the MELSECNET/MINI auto refresh parameter settings the current module allocation does not correspond to actual module models at the station numbers in the link system.	Reset and correct the MELSECNET/MINI auto refresh parameter settings.	QnA CPU
The maximum number of special function modules executing dedicated instructions allocated to a CPU module is exceeded (max. number is 1344). (number of installed AD59 (number of installed AD57(S1)/AD58 (number of installed AJ71C24(S3/S6/S8 (number of installed AJ71UC24 (number of installed AJ71UC24 (number of installed AJ71C21(S1) (number of installed AJ71P32(S3) (number of installed AJ71C24 (R2, R4) (number of installed AJ71D1 (2)-R4 (number of installed AJ71D1 (2)-R4 (number of installed AD75 Total must be equal to or below 1344 *: When the expansion mode is used.	Reduce the number of installed special function modules.	QnA CPU
Nore than four MELSECNET/H modules are installed in a multi-CPU system. More than four System Q ETHERNET modules are installed in a multi-CPU system.	Run max. 4 modules	Q CPU (Ver. B or later)
Nore than four MELSECNET/H modules are installed. More than four System Q ETHERNET modules are installed. Identical Network or station numbers exist in a MELSECNET/H network.	Nun max. 4 modules. Run max. 4 modules. Oheck the network and station numbers.	Q CPU Rem
1.)More than four AJ71QLP21 or AJ71QBR11 are installed in the system. 2.)More than two AJ71AP21/R21 or AJ71AT21B are installed in the system. 3.)More than four AJ71QLP21, AJ71QBR11, AJ71AP21/R21, or AJ71AT21B are installed in the system. 4.)There are identical network or station numbers in a MELSECNET/10 network. 5.)There is more than one master station or local station in a MELSECNET (II) or MELSECNET/B network.	1.) Run max. 4 modules 2.) Run max. 2 modules 3.) Run max. 4 modules 4.) Check network and station numbers 5.) Check station numbers	QnA CPU
The head X/Y set in the parameter I/O allocation settings is also the head X/Y for another module.	Reset the parameter I/O allocation settings and adopt it to the actual status.	e Rem
Network modules A1SJ71LP21, A1SJ71BR11, A1SJ71AP21, A1SJ71AR21 or A1SJ71AT2 intended for an A2US CPU network are installed. Network modules A1SJ71QLP21oder A1SJ71QBR11 intended for a Q2AS CPU network are installed.	Replace the modules by a QJ71LP21 or a QJ71BR11.	Q CPU
The modules A(1S)J71LP21 or A(1S)J71BR11 intended for an AnU CPU network are installed.	Replace the modules by an A(1S)J71QLP21 or an A(1S)J71QBR11.	QnA CPU
The control system and standby system module configurations are different when a redundant system is in the backup mode.	Check the module configuration of the standby system.	Q4AR CPU

Error codes 2110 to 2150

Error		Common information	Individual information	LEI) Status	CPU					
code (SD0) ¹	Error message	information (SD5 to 15) ¹	(SD13 to 20) ¹	RUN	ERROR	Status	Diagnostic timing				
2110	SP UNIT ERROR	Unit/Module no.	Program error location	OFF/ON	Flashes/ON	Stop/ Continue ²	During execution of FROM/TO instruction set.				
2111											
2112	SP UNIT ERROR	Unit/Module no.	Program error location	OFF/ON	Flashes/ON	Stop/ Continue ²	During execution of FROM/TO instruction set.				
2113		FFFFH (fest)				Continue -	iiisti uctioii set.				
2114											
2115	SP UNIT ERROR	Unit/Module no.	Program error location	Flashes/	Flashes/ON	Stop/	When an instruction is executed				
2116	G. G.M. 2.111G.1	Cinquinousions.					ON		Continue		
2117											
2120											
2121											
2122											
2124	SP. UNIT LAY ERR.	_	_	OFF	Flashes	Stop	At power ON/At reset				
2125											
2126		Unit/Module no.	_								
2150	SP.UNIT VER. ERR.	Unit/Module no.	_	OFF	Flashes	Stop	At power ON/At reset				

¹ Specifications in parentheses () indicate the special register numbers where individual information is stored.
² The CPU operation status on occurrence of an error can be set via parameters (LED display will change accordingly).

Error description and cause	Remedy	Valid for:
A non existing CPU was specified in an instruction for accessing CPU shared memory.	Read individual error information then check the program that corresponds to the numerical value there (program error location).	Q CPU (Ver. B or later)
The module addressed by a FROM/TO instruction set is not a special function module. The special function module being accessed is faulty.	Read induvidual error information then check and edit the FROM/TO instruction set that corresponds to the numeric value there (program error	•
The location designated by link direct device is not a network module.	location). In case of a faulty module, please contact your nearest MITSUBISHI service.	
The designated special function module is not a special function module or the relevant one. The designated network number does not exist, or the network moduleis not the corresponding one.	Read individual error information then check and edit the special function module (network module) dedicated instruction that corresponds to the	● Rem
The module specified in a network dedicated instruction is not a network module, or a relay target network does not exist.	numerical value there (program error location).	•
The CPU which is executing the instruction is specified in an instruction for which the specification of another CPU is necessary.		
Another CPU is specified in an instruction for which the specification of the CPU where this instruction is executed is necessary.	Read individual error information then check and edit the program that	Q CPU (Version B or later)
An intelligent function module under control of another station was designated in an instruction.	corresponds to the numerical value there (program error location).	
A CPU that cannot be specified in the instruction dedicated to the multi-CPU system was specified.		
The location of Q[]B and QA1S[]B is not correct.	Check the location of the base unit.	
The CPU mode is not installed at the CPU slot or slots 0 to 2.	Check the location of the CPU module.	
A QA1S[] is installed as the main base unit.	Install the Q[]B as the main base unit.	
A module is installed at the 65th or later slot. A module is installed at the slot later than the number of slots specified with base allocation setting. A module is installed at the I/O points later than the 4096th point. A module installed at the 4096th point occupies later points.	Remove the module installed at the 65th or later slot. Remove the module installed at the slot later than the number of slots specified with base allocation setting. Remove the module installed at the I/O points later than the 4096th point. Change the last module to a module which does not exceed the 4096th point.	Q CPU Rem
A module which the System Q CPU cannot recognize has been installed. There was no response from the intelligent function module.	Install a module, which can be used with the System Q CPU. The intelligent function module has a hardware fault. Please contact your nearest MITSUBISHI service.	
1.) In a multi-CPU system there is an empty slot between the CPU modules. 2.) A module other than a CPU module (i.e. an I/O-module or a motion controller) is installed between two CPU modules.	No empty slot is allowed between CPU modules. On the right side of the CPU modules slots can be left vacant. Remove the module that is installed between the CPU modules.Install motion controller on the right side of System Q (PLC) CPUs.	Q CPU
An intelligent function module which is incompatible with the multi-CPU system is allocated to CPU 2, 3, or 4.	Replace the module with one that is compatible with the multi-CPU system. Allocate the module which is incompatible with the multi-CPU system to CPU 1.	(Version B or later)

Error codes 2200 to 2413

Error		Common information	Individual information	LE	O Status	CPU		
code (SD0) ¹	Error message	information (SD5 to 15) ¹	information (SD13 to 20) ¹	RUN	ERROR	- CPU Status	Diagnostic timing	
2200	MISSING PARA.	Drive name	_	OFF	Flashes	Stop	At power ON/At reset	
2210	BOOT ERROR	Drive name	_	OFF	Flashes	Stop	At power ON/At reset	
2300								
2301	ICM. OPE. ERROR	Drive name	_	OFF/ON	Flashes/ON	Stop/ Continue ²	When a memory card is inserted or removed.	
2302								
2400	FILE SET ERROR	File name	Parameter number	OFF	Flashes	Stop	At power ON/At reset	
2401								
2410								
2411	FILE OPE. ERROR	File name	Program error location	OFF/ON	Flachac/ON	Stop/	When an instruction is executed.	
2412	TILE UPE. ERRUR	THE HAINE	Frogram error location	UFF/UIN	riashes/UN	Flashes/ON Continue ²		
2413								

¹ Specifications in parentheses () indicate the special register numbers where individual information is stored.

 $^{^2}$ The CPU operation status on occurrence of an error can be set via parameters (LED display will change accordingly).

Error description and cause	Remedy	Valid for:
There is no parameter file at the drive designated by DIP switches as a valid drive switch.	Check and correct the setting of the parameter enabled drive switch. Provide a parameter file on the designated drive.	•
The contents of the boot file are incorrect.	Check the boot setting.	Q CPU
There is no boot file at the drive designated by DIP switches although the BOOT DIP switch is set ON.	Check and correct the setting of the parameter enabled drive switch. Provide a parameter file on the designated drive.	QnA CPU
1.) A memory card was removed without switching the memory card in/out switch OFF. 2.)The card insert switch is turned ON although a memory card is not actually installed.	Only remove the memory card after switching the memory card in/out switch OFF. Turn the card insert switch OFF when no card is installed.	
The memory card is not formatted. Memory card format status is incorrect.	Format the memory card. Reformat the memory card.	•
A memory card not intended for the Q/QnA CPU was inserted.	Check the memory card.	
Automatic write to standard ROM was performed on a System A CPU that is incompatible with that function. (Automatic write from memory card to standard ROM is selected in the boot file and the parameter enable drive was set to the memory card.)	Execute automatic write to standard ROM only on a CPU which supports this function. Write parameters and programs to standard ROM using the programming software. Switch off the automatic writing in standard ROM and perform boot operation from the memory card.	Q CPU (Version B or later)
The file designated by the PC file settings in the parameters cannot be found.	Read the individual error information on the display of a programming terminal and ensure that the drive and file destination correspond to the numerical values there. Create the designated file.	•
The Ethernet parameter that was added for QnA CPU, with the function version "B", has been set to QnA CPU without the function version "B".	Change to QnA CPU with the function version "B". Delete the Ethernet parameter.	QnA CPU
During boot operation or automatic write the program memory capacity of the standard ROM has been exceeded.	Check and correct the parameters (boot settings). Delete unneccessary files in the program memory. Choose "Clear program memory" in the parameter so that boot is started after the program memory is cleared.	Q CPU (Version B or later)
The file designated by the parameter PC RAS settings fault history area was not created.	Read the individual error information on the display of a programming terminal and ensure that the drive and file destination correspond to the numerical values there. Check the remaining free memory on the memory card.	•
The file designated by the sequence program cannot be found.	Read the individual error information on the display of a programming terminal and ensure that the program corresponds to the numerical values there. Create the specified file.	
The sequence program cannot designate the file type (comment file, etc.).	Read the individual error information on the display of a programming	
The SFC program file is one that cannot be designated by the sequence program.	terminal and ensure that the program corresponds to the numerical values there.	
TNo data was written to the file designated by the sequence program.	Read the individual error information on the display of a programming terminal and ensure that the program corresponds to the numerical values there. Ensure that the designated file is not write protected.	

Error codes 2500 to 3013

Error		Common information	Individual information	LEI) Status	CDII					
code (SD0) ¹	Error message	information (SD5 to 15) ¹	information (SD13 to 20) ¹	RUN	ERROR	CPU Status	Diagnostic timing				
2500											
2501	0.00										
2502	CAN'T EXE. PRG.	File name	_	OFF	Flashes	Stop	At power ON/At reset				
2503											
2504											
3000		File name					At power ON/At reset/ STOP → RUN				
3001											
3002	DADAMETED EDDOD			_		December	055	Flacker	Ober		
	PARAMETER ERROR	File name/Drive name	Parameter number	OFF	Flashes	Stop	When an END instruction is executed.				
3003		File name					At power ON/At reset/ STOP \rightarrow RUN				
3004											
3009											
3010											
3012	PARAMETER ERROR	File name/Drive name	Parameter number	OFF	Flashes	Stop	At power ON/At reset/ STOP → RUN				
3013											

¹ Specifications in parentheses () indicate the special register numbers where individual information is stored.

Error description and cause	Remedy	Valid for:
There is a program file that uses a device that exceeds the device allocation range designated by the parameter device settings.	Read the individual error information on the display of a programming terminal and ensure that the parameter device settings and the program file device allocation correspond to the numerical values there (file name).	
There are multiple program files although "none" is set in the parameter program settings.	Edit the parameter program settings to "yes". Delete unneeded programs.	
The program file is not a QnA CPU program file. Alternatively, the file contents are not those of a sequence program.	Check whether the file format is *.QPG and whether the file contents are intended for a sequence program.	
There are no program files at all.	Check the program configuration.	
Two or more SFC normal programs or control programs are designated.	Check parameters and program configuration.	
In a multi-CPU system, an intelligent function module under control of another CPU is specified in the interrupt pointer settings.	Specify the head I/O number of an module which is not under control of another CPU. Delete the interrupt pointer setting in the parameters.	Q CPU (Ver. B or later)
The parameter settings for timer time limit setting, the RUN-PAUSE contact, the common pointer number, the general data processing, number of vacant slots, or system interrupt settings exceed the relevant CPU range.	Read the detailed error information on the display of the programming terminal, check the parameter items corresponding to the numerical	• Rem
Parameter settings were destroyed.	values (parameter numbers) there, and correct if necessary. 2.) If the error is still generated, this hints to a memory error either in the	
When "use the following files" is selected for the file registers on the PLC system setting screen under the parameter, the file specified does not exist, though the file register size has been set.	internal CPU RAM or on the memory card. Please contact your nearest MITSUBISHI service.	•
The automatic refresh range of the multi-CPU system exceeds the file register capacity.	Use a file register area for which automatic refresh is possible.	Q CPU (Ver. B or later)
The number of devices set at the parameter device settings exceeds the relevant CPU range.	1.) Read the detailed error information on the display of the programming terminal, check the parameter items corresponding to the numerical values (parameter numbers) there, and correct if necessary. 2.) If the error is still generated, this hints to a memory error either in the internal CPU RAM or on the memory card. Please contact your nearest MITSUBISHI service.	•
The parameter file is not applicable for the QnA CPU. Alternatively, the contents of the file are not parameters.	Check whether the file format is $^\star.QPA$ and whether the file actually contains parameters.	
In a multi-CPU system one module is allocated to more than one CPU.	A module can be controlled by one CPU only. Change the settings off all CPUs in the multi-CPU system.	
The set number of CPU modules differs from the actual number of CPU modules.	Match the settings with the actual system configuration.	
The parameters for the multi-CPU system set in the individual CPU modules are different to the parameters in CPU 1.	Match the settings for the individual CPU modules with the settings in CPU 1.	Q CPU (Version B or later)
Incorrect settings for automatic refresh in a multi-CPU system: 1.) When a bit device is specified as a refresh device, a number other than a multiple of 16 or 0 is specified for the refresh-starting device. 2.) The specified device is incorrect. 3.) The number of send points is an odd number.	Specify a multiple of 16 or 0 as refresh starting device for bit operands. Specify the correct device Specify a even number of devices.	or latel)

Error codes 3100 to 3105

Error code		Common information	Individual information	LEC) Status	CDII		
code (SD0) ¹	Error message	information (SD5 to 15) ¹	information (SD13 to 20) ¹	RUN	ERROR	CPU Status	Diagnostic timing	
3100								
3101								
3102	LINK PARA. ERROR	File name	Parameter number	OFF	OFF	Stop	At power ON/At reset/ STOP → RUN	
3103								
3104								
3105								

¹ Specifications in parentheses () indicate the special register numbers where individual information is stored.

Error description and cause	Remedy	Valid for:
The MELSECNET/H module with the parameter set head I/O number is controlled by another CPU of the multi-CPU system.	Delete the network parameter for that MELSECNET/H module, and specify the head I/O number of the correct module.	Q CPU
The network parameter of a normal station of the MELSECNET/H were written to the control station or vice versa.	Reset the CPU.	(Version B or later)
1.) The number of actually installed modules is different from that designated in the number of modules setting parameter of MELSECNET/H 2.) The head I/O number of actually installed modules is different from that designated in the network setting parameter of MELSECNET/H 3.) Some of the data in the parameter cannot be handled. 4.) The station type of MELSECNET/H has been changed, while the power is on. (A change from RESET to RUN is required to change the station type).	Write after correcting the network parameters. If the error is still generated, please contact your nearest MITSUBISHI service.	Q CPU
The network parameter were not written although the QnA CPU is the control station or the master station respectively	Write after correcting the network parameters. If the error is still generated, please contact your nearest MITSUBISHI service.	QnA CPU
The inter-PLC network parameter setting has been made for a MELSECNET/H module with station number 0. The remote master parameter setting has been made for a MELSECNET/H module with a station number other than 0.	Change the type of station or the station number.	Q CPU (Version B or later)
The network no. specified by a parameter is different from that of the actually mounted network. The head I/O number specified by a parameter is different from that of the actually mounted I/O unit The network class specified by a parameter is different from that of the actually mounted network. The network refresh parameter of the MELSECNET/10(H) is out of the specified area.	Match the data specified by the parameters with those of the actually mounted network and units.	•
An error was discovered when the network parameter check was made at the network module.	Write after correcting the network parameters. If the error is still generated, please contact your nearest MITSUBISHI service.	•
The ETHERNET module with the parameter set head I/O number is controlled by another CPU of the multi-CPU system.	Delete the network parameter for that ETHERNET module, and specify the head I/O number of the correct module.	Q CPU (Ver. B or later)
Though the number of units for the Ethernet unit quantity set parameter is set at one or more, no module is installed. The head I/O number for the Ethernet set parameters is differrent from that of the actually mounted I/O unit.		• Rem
AJ71QE71 does not exist in the position of I/O number set by the parameter. The I/O number designation is overlapping. Numbers of the parameter and loaded AJ71QE71 are different. Ethernet (parameter + dedicated instruction) is set to more than 5.	Write after correcting the network parameters. If the error is still generated, please contact your nearest MITSUBISHI service.	QnA CPU
Ethernet and MELSECNET/10 use the same network number. Network number, station number and group number set by the parameter is out of range. The I/O number is out of range of the CPU used.		• Rem
The CC-Link module with the parameter set head I/O number is controlled by another CPU of the multi-CPU system.	Delete the network parameter for that CC-Link module, and specify the head I/O number of the correct module.	Q CPU (Ver. B or later)
Though the number of units for the CC-Link unit quantity set parameters is set at one or more, no module is installed. The head I/O number for the common parameters is different from that of the actually mounted I/O unit. The station class for the CC-Link unit quantity set parameters is differrent from that of the actually mounted station.	Write after correcting the network parameters. If the error is still generated, please contact your nearest MITSUBISHI service.	• Rem
The contents of the parameter peculiar to Ethernet are incorrect.	Write after correcting the network parameters.	QnA CPU

Error codes 3106 to 4004

Error		Common information	Individual	LE	O Status	CDU		
code (SD0) ¹	Error message	information (SD5 to 15) ¹	information (SD13 to 20) ¹	RUN	ERROR	CPU Status	Diagnostic timing	
3106		File name/Drive name					When an END instruction is executed.	
3100	LINK PARA. ERROR	File name	Parameter number	OFF	Flashes	Stop	At power ON/At reset/	
3107		File name					STOP → RUN	
3200								
3201	SFC PARA. ERROR	File name	Parameter number	OFF	Flashes	Stop	STOP → RUN	
3202	SI O I AIIA. LIIIIOII	The hame	i arameter number	OH	Tidolico	σιορ	STOT HOW	
3203								
3300		File name	Parameter number	OFF	Flashes	Stop	At power ON/At reset/ STOP → RUN	
3301								When an END instruction is executed.
3302	SP. PARA. ERROR	File name	Parameter number	OFF	Flashes	Stop	At power ON/At reset/	
							STOP → RUN At power ON/At recet/	
3303		File name/Drive name	Parameter number				At power ON/At reset/ STOP → RUN	
3400								
3401	REMOTE PASS. ERROR	_	_	OFF	Flashes	Stop	At power ON/At reset/ STOP → RUN	
4000								
4001							At power ON/At react/	
4002	INSTRCT CODE. ERR.	Program error location	_	OFF	Flashes	Stop	At power ON/At reset/ STOP → RUN	
4003								
4004								

¹ Specifications in parentheses () indicate the special register numbers where individual information is stored.

	Error description and cause	Remedy	Valid for:
	The CC-Link refresh range exceeds the file register capacity.	Use a file register area for which refresh is possible.	Q CPU (Ver. B or later)
	The network refresh parameter for CC-Link is out of range.	Check the parameter setting.	Q CPU/Rem
	The contents of the CC-Link parameter are incorrect.	Check the parameter setting.	•
	The parameter contents are incorrect.		
	The contents of the SFC block attributes information are incorrect.		
	The number of step relays designated by the parameters is less than the number used by the program.	Write after correcting the network parameters.	•
	The execution type set for an SFC program in the parameters is not the scan execution type.		
	The head I/O number in the intelligent function module parameter set with GX Configurator differs from the actual I/O number.	Check the parameter setting.	Q CPU/Rem
	The refresh setting for the intelligent function module exceeds the file register capacity.	Use a file register area for which refresh is possible in the whole range.	Q CPU (Version B
	The intelligent function module's refresh parameter setting is outside the available range.		or later)
	The intelligent function module's refresh parameter setting is incorrect.	Check the parameter setting.	● Rem
	Automatic refresh settings or similar parameter setting was made for an intelligent function module under control by another CPU of the multi-CPU system.	Change the settings to a module which is under control of the CPU where the instruction is executed.	•
	The head I/O number of the target module in the remote password file is set to other than $0_{\rm H}$ or 0FF0 $_{\rm H}$.	Change the head adress of the acessed module to $0_{\mbox{\scriptsize H}}$ or $0\mbox{\scriptsize FF0}_{\mbox{\scriptsize H}}.$	
	The slot specified as the head I/O number in the remote password file is incorrect due to one of the following reasons: - The module is not installed. - The module is incompatible with the System Q. - The module is other than a QJ71C24(-R2) or an ETHERNET module of the System Q. - A function version A module (QJ71C24(-R2) or an ETHERNET module of the System Q) is installed.	Install a QJ71C24(-R2), function version B or a System Q ETHERNET module with function version B in the slot specified by the head I/O number.	Q CPU (Version B or later)
	A QJ71C24(-R2) with function version B or a System Q ETHERNET module (function version B) under control of another CPU is specified in a multi-CPU system.	Specify the correct module. Delete the remote password setting.	
	The program contains an instruction code that cannot be decoded. An unusable instruction is included in the program.		•
	The program contains a dedicated instruction for an SFC program although it is none.	Read the common error information on the display of the programming	-
	The instruction name is incorrect.	terminal and check the error step corresponding to its numerical value (program error location).	•
	The instruction designates an incorrect number of devices.		Rem
	The instruction designates a device that cannot be used.		•

Error codes 4010 to 4213

Error	Common Individual LED Status		CPU					
code (SD0) ¹	Error message	information (SD5 to 15) ¹	information (SD13 to 20) ¹	RUN	ERROR	Status	Diagnostic timing	
4010	MISSING END INS.	Program error location	_	OFF	Flashes	Stop	At power ON/At reset/ STOP → RUN	
4020							At power ON/At reset/	
4021	CAN'T SET (P)	Program error location	_	OFF	Flashes	Stop	STOP → RUN	
4030	CAN'T SET (I)	Program error location	_	OFF	Flashes	Stop	At power ON/At reset/ STOP → RUN	
4100								
4101		Program error location	_					
4102		Program	Program error location			Stop/ Continue ² When an instruction		
	OPERATION ERROR	Program error location	_	OFF/ON	Flashes/ON		When an instruction is executed.	
4103		Program error location	_					
4107		Program	Program error location	-				
		Program error location	_					
4108		Program error location	_					
4200								
4201	FOR NEXT ERROR	Program error location	_	OFF	Flashes	STOPP	When an instruction is executed.	
4202	TOTT NEXT ENTION	i rogram entri location		OI I	1 1431103	01011	THIS AN HISTORIAN IS GAGGUEGU.	
4203								
4210								
4211	CAN'T EXECUTE (D)	Program error location	_	OFF	Flashes	STOPP	When an instruction is executed.	
4212	CAN'T EXECUTE (P)	r rogram entri location	_	UII	1 1031103	31077	wrien an instruction is executed.	
4213								

¹ Specifications in parentheses () indicate the special register numbers where individual information is stored.

² The CPU operation status on occurrence of an error can be set via parameters (LED display will change accordingly).

	Error description and cause	Remedy	Valid for:
	The program contains no END-(FEND-) instruction.		•
	The total number of internal file pointers used by the program exceeds the number of internal file pointers set by the parameters.	Read the common error information on the display of the programming terminal and check the files corresponding to the numerical values there	
	The common pointer numbers used by individual files overlap.	(program error location).	•
	The allocation pointer numbers used by individual files overlap.		
	The instruction cannot process the contained data.		
	The designated device numbers for data processed by the instruction exceed the usable device range. Alternatively, the stored data or constants for the devices designated by the instruction exceed the usable range.	Read the common error information on the display of the programming terminal and check the indicated program step.	•
-	In a multi-CPU system, the link direkt device (J[]\G[])was specified for a network module under control of another CPU.	Delete the link direct device which caused the error. Specify a module which is under control of the CPU where the instruction is executed.	Q CPU (Version B or later)
	The network number or station number designated by a dedicated network instruction is incorrect. The link direct device is not set correctly.	Read the common error information on the display of the programming terminal and check the indicated program step.	e Rem
	The configuration of the dedicated PID instruction is incorrect.	terminar and check the indicated program step.	•
	More than 32 multi-CPU dedicated instructions were executed by one CPU.	Use the bit device which indicates the completion of an instruction as interlock to prevent one CPU from executing more than 32 multi-CPU dedicated instructions.	Q CPU (Version B or later)
	The CC-Link instruction is executed more than 64 times.	Set the numbers of execution to the CC-Link instruction to 64 or less.	
	The CC-Link parameter are not set when the CC-Link instruction is executed.	Execute the CC-Link instruction after setting the CC-Link parameter.	QnA CPU
	No NEXT instruction was executed following the execution of a FOR instruction. Alternatively, there are fewer NEXT instructions than FOR instructions	Read the common error information on the display of the programming	•
	A NEXT instruction is executed without a prior FOR instruction. Alternatively, there are more NEXT instruction than FOR instructions.	terminal and check the indicated program step.	
	More than 16 nesting levels are progarmmed.	Reduce the number of nesting levels to 16 max.	•
	A BREAK instruction is executed without a prior FOR instruction.	Read the common error information on the display of the programming terminal and check the indicated program step.	
	The CALL instruction is executed but there is no subroutine at the specified pointer.	_	
	The executed subroutine contains no RET instruction.	Read the common error information on the display of the programming terminal and check the indicated program step.	
	The RET instruction is programmed prior to the FEND instruction.		
	More than 16 nesting levels are progarmmed.	Reduce the number of nesting levels to 16 max.	

Error codes 4220 to 4611

Error		Common	Individual	LEC) Status	CPU		
code (SD0) ¹	Error message	information (SD5 to 15) ¹	information (SD13 to 20) ¹	RUN	ERROR	Status	Diagnostic timing	
4220								
4221	CAN'T EXECUTE (I)	Program error location	_	OFF	Flashes	STOPP	When an instruction is executed.	
4223								
4230								
4231	INST. FORMAT ERR	Program error location	_	OFF	Flashes	STOPP	When an instruction is executed.	
4235								
4300	EXTEND INST. ERR.	Program error location	_	OFF/ON	Flashes/ON	STOPP/	When an instruction is executed.	
4301	EXTEND INST. ERK.	Flogram endi location		OIT/ON	Hashes/ON	Continue ²	When an instruction is executed.	
4400	SFCP. CODE ERROR	Program error location	_	OFF	Flashes	STOPP	$STOP \rightarrow RUN$	
4410	CAN'T SET (BL)	Program error location	_	OFF	Flashes	STOPP	$STOP \rightarrow RUN$	
4411	OAN FOLT (DL)	1 Togram on or todation		011	Tidonoo	01011	0101 711011	
4420								
4421	CAN'T SET (S)	Program error location	_	OFF	Flashes	STOPP	$STOP \to RUN$	
4422								
4500								
4501								
4502	SFCP. FORMAT ERR.	Program error location	_	OFF	Flashes	STOPP	$STOP \rightarrow RUN$	
4503								
4504								
4600								
4601	SFCP. OPE. ERROR	Program error location	_	OFF/ON	Flashes/ON	STOPP/ Continue ²	When an instruction is executed.	
4602								
4610	OFOD EVE FOROD	Dungung average land		ON	ON	Opations	CTOD DUN	
4611	SFCP. EXE. ERROR	Program error location	_	ON	ON	Continue	STOP → RUN	
	l	l	l	l	1			1

 $^{^{1} \, \}text{Specifications in parentheses () indicate the special register numbers where individual information is stored.}$

² The CPU operation status on occurrence of an error can be set via parameters (LED display will change accordingly).

	Error description and cause	Remedy	Valid for:
	An interrupt was generated but no corresponding interrupt pointer was found.		
	The executed subroutine contains no IRET instruction.	Read the common error information on the display of the programming terminal and check the indicated program step.	•
	The IRET instruction is programmed prior to the FEND instruction.		
	The CHKEND instruction is executed prior to the CHKCIR instruction. The numbers of CHK and CHKEND instructions are equal.		
	The IX and IXEND instructions are not programmed in combination. The numbers of IX and IXEND instructions are equal.	Read the common error information on the display of the programming terminal and check the indicated program step.	•
	The configuration of the check conditions for the CHK instruction is incorrect. Alternatively, a CHK instruction was used in a low-speed program.		
	The designation of a MELSECNET/MINI-S3 master modul control instruction is wrong.	Read the common error information on the display of the programming	QnA CPU
	The designation of an AD57/AD58 control instruction is wrong.	terminal and check the indicated program step.	
	There is no SFCP or SFCPEND instruction in an SFC program.		•
	The block number designated by the SFC program exceeds the maximum setting value.	Read the common error information on the display of the programming	
	Block number designations in the SFC program overlap.	terminal and check the indicated program step.	•
	The step number designated in the SFC program exceeds step 511.		
	The total number of steps in all SFC programs exceeds the maximum value.	Reduce the number of steps.	•
	Step number designations in SFC program overlap.		
	The numbers of BLOCK and BEND instructions in the SFC program do not equal.	Doed the common error information on the display of the programming	
	The configuration of the STEP* to TRAN* to TSET to SEND instructions in the SFC program is incorrect.	Read the common error information on the display of the programming terminal and check the indicated program step.	
	There was no STEPI* instruction in the SFC program block.		•
	The step designated by the TSET instruction in the SFC program does not exist.	Read the common error information on the display of the programming	
	The step designated by the TAND instruction in the SFC program does not exist.	terminal and check the indicated program step.	
	The SFC program contains data that cannot be processed.	Rodin and the second se	
	The SFC program exceeds the relevant device range.	Read the common error information on the display of the programming terminal and check the indicated program step. The program starts automatically at initialization.	•
	The START instruction in the SFC program is preceded by an END instruction.	THE PLOYICITI STATES AUTOMATICALLY AT HILLIANIZATION.	
	The active step information at a resumptive start of the SFC program in incorrect.	Dead the common array information or the disease of the common array information or the common arr	
	The RESET/L.CLR switch was reset during RUN when resumptive start was designated for the SFC progam.	Read the common error information on the display of the programming terminal and check the indicated program step.	•

Error codes 4620 to 6222

Error		Common	Individual	LE	LED Status CPU			
code (SD0) ¹	Error message	information (SD5 to 15) ¹	information (SD13 to 20) ¹	RUN	ERROR	Status	Diagnostic timing	
4620	BLOCK EXE. ERROR	Program error location	_	OFF	Flashes	STOPP	When an instruction is executed	
4621		•						
4630								
4631								
4632	STEP EXE. ERROR	Program error location	_	OFF	Flashes	STOPP	When an instruction is executed	
4633								
5000			Time (value actually					
5001	WDT ERROR	Time (Set value)	measured)	OFF	Flashes	STOPP	Always	
5010			Time (value actually					
5011	PRG. TIME OVER	Time (Set value)	measured)	ON C	ON	Continue	Always	
6000	PRG. VERIFY ERR. ²	File name	_	OFF	Flashes	Stop	Always	
6010	MODF VERIFY ERR. ²	_	_	ON	ON	Continue	Always	
6100	TRK. MEMORY ERR. ³	_	_	ON	ON	Continue	At power ON/At reset/ STOP → RUN	
6101							When an END instruction is executed.	
6200	CONTROL EXE. ⁴	Cause of switch	_	ON	OFF	Continue	Always	
6210	CONTROL WAIT. ²	Cause of switch	_	ON	OFF	Continue	Always	
6220								
6221	CAN'T EXE CHANGE ⁴	Cause of switch	_	ON	ON	Continue	Always	
6222								
				[

¹ Specifications in parentheses () indicate the special register numbers where individual information is stored.

² This error can only be detected in the standby system of a redundant system.

 $^{^3}$ This error can only be detected in redundant systems. Can be detected either in the control system or the standby system

 $^{^{\}rm 4}\,{\rm This}$ error can be detected in the control system of a redundant system.

Error description and cause	Remedy	Valid for:
Startup was executed at a block in the SFC program that was already started up.		
Startup was attempted at a block that does not exist in the SFC program.		
Startup was executed at a block in the SFC program that was already started up.	Read the common error information on the display of the programming	
Startup was attempted at a block that does not exist in the SFC program.	terminal and check the indicated program step.	
There were too many simultaneously active steps in blocks that can be designated by the SFC program.		•
There were too many simultaneously active steps in all blocks that can be designated.		
The program scan time for initial execution type program exceeds the initial execution WDT time setting designated by the parameter PC RAS setting.	Read the individual error information on the display of the programming terminal and check the numerical value (time) there, and shorten scan time if	
The program scan time exceeds the WDT setting value designated by the parameter PC RAS setting.	necessary.	
The scan time of the program exceeds the constant scan setting time specified in the PC RAS setting parameter. The run time of a low-speed execution type program that is set in the parameter PC RAS setting exceeds the margin time of constant scan.	Check the constant scan setting time. Check and change the constant scan time and the run time for the low-speed execution type program.	•
The low-speed scan type program scan time exceeds the low-speed execution WDT time setting designated in the parameter PC RAS settings.	Read the individual error information on the display of the programming terminal and check the numerical value (time) there, and shorten scan time if necessary.	
The control system and the standby system in the redundant system do not have the same programs and parameters.	Synchronize the programs and parameters of the control system and the standby system.	
The operational statuses of the control systemand the standby system in the redundant system are not the same.	Run both the control system and the standby system with the same operational statuses.	
During initialisation of the PLC a CPU module tracking memory error was detected.	The CPU module has a hardware fault. Please contact your nearest MITSUBISHI service. To replace the module, replace the CPU of the standby system first, then the control system CPU.	
The CPU module detected an error during the handshake for tracking.	Check the condition of the other stations.	
The standby system of a redundant system is switched as the control system.		Q4AR CPU
The control system of a redundant system is switched as the standby system.	Check the condition of the control system.	
The standby system of a redundant system could not be switched from the control system to the standby system because of an error status or other reason.	Check the condition of the standby system.	
Switching is disabled because of a bus switching module error.	The switching module has a hardware fault. Please contact your nearest MITSUBISHI service.	
Switching is disabled because a multiplexed master station of a remote I/O network was installed in the standby station during initialisation.	Check the remote I/O network setting.	

Error codes 7000 to 10000

Error		Common	Individual	LE) Status	CPU		
code (SD0) ¹	Error message	information (SD5 to 15) ¹	information (SD13 to 20) ¹	RUN	ERROR	Status	Diagnostic timing	
7000							Always	
7002	MULT CPU DOWN Unit/Module	Unit/Module no.	_	OFF Flashes	OFF Flashes	Flashes Stop	_	At power ON/At reset
7003								At power ON/At reset
7010	MULTI EXE. ERROR	Unit/Module no.	_	OFF	Flashes	Stop	At power ON/At reset	
7020	MULTI CPU ERROR		_	ON	ON	Continue	Always	
9000	F**** 2	Program error location	Annunciator number	ON USER LED	OFF ON	Continue	When an instruction is executed	
9010	2007	Due numer les chier	Failure No.	ON	OFF	Continue	MATERIA STATE OF THE STATE OF T	
9010	<chk> ERR ***_*** 3</chk>	Program error location	Failure No.	USER LED	USER LED ON		When an instruction is executed	
9020	BOOT OK	_	_	OFF	Flashes	Stop	At power ON/At reset	
10000	CONT.UNIT ERROR	_		_			_	

 $^{^{1}}$ Specifications in parentheses () indicate the special register numbers where individual information is stored. 2 **** indicates detected annunciator number.

^{3 ***} indicates detected contact and coil number.

Error description and cause	Remedy	Valid for:
An error occured in a CPU module where the stop of all other CPUs of the multi-CPU system on occurence of an error has been set.	Continue the diagnosis at the CPU module that caused the stop of the multi-CPU system.	
einem Fehler dieser CPU Fehler gestoppt werden, ist ein Fehler aufgetreten. 2.) A CPU of function version A is installed in a multi-CPU system.	Only CPU modules of function version B can be used in a multi-CPU system.	
CPU 1 of a multi-CPU system was stopped due to an error during power-on. Therefore the other CPUs cannot start. (This error code will occur on CPU 2, 3 and 4.)	Continue the diagnosis at the CPU.	
There is no response from the target CPU in a multi-CPU system at initial communication stage. A CPU of function version A is installed in a multi-CPU system.	Reset the CPU. If the same error is displayed again, a hardware fault of any CPU is likely. Please contact your nearest MITSUBISHI service. Only CPU modules of function version B can be used in a multi-CPU system.	Q CPU (Version B or later)
There is no response from the target CPU in a multi-CPU system at initial communication stage.	Reset the CPU. If the same error is displayed again, a hardware fault of any CPU is likely. Please contact your nearest MITSUBISHI service.	
1.) One of the CPUs in a multi-CPU system has a hardware fault. 2.) A CPU of function version A is installed in a multi-CPU system. (This error is detected at the CPUs of function version B.) 3.) CPU2, 3 or 4 has been reset during power-on. (This error will occur at the CPU which was reset only.)	Pead the individual error information and replace the faulty CPU. Only CPU modules of function version B can be used in a multi-CPU system. Replace the CPU (Ver. A) with one of function version B. An individual reset at the CPUs 2 to 4 is not possible. Reset CPU 1 to reset the whole multi-CPU system.	
An error occured in a CPU module where the stop of all other CPUs of the multi-CPUsystem on occurence of an error has not been set. (This error is detected in the other CPUs but not in the CPU module where the fault has ocurred).	Continue the diagnosis at the CPU module where the fault has occured.	
An annunciator F was set ON.	Read the individual error information on the display of the programming	
Error detected by the CHK instruction.	terminal and check the program corresponding to the numerical value (annunciator number, error number).	
Automatic storage of data onto standard ROM was completed normally. (The BOOT LED also flickers.)	Set the parameter enable drive to standard ROM, switch power on again, and perform boot operation from standard-ROM zu laden.	Q CPU (Version B
In a multi-CPU system, an error occured in a CPU other than a PLC CPU (e.g. a motion controller).	Continue the diagnosis at the CPU module where the fault has occured.	or later)

Table of Error Codes; QnA CPUs and System Q	

13.3 Table of error codes; A series (except AnA and AnAS)

The following table contains an overview of all possible errors and the corresponding error messages, possible causes, and remedial advice. The error codes are written into the special register D9008 and the corresponding step number in which the error occurred is written into the special registers D9010 and D9011. This table only includes the error messages of the AnN, AnU, AnS, A3M, and A2C CPUs.

Error message	Error code in D9008	CPU Status	Error description and cause	Remedy
INSTRCT. CODE ERR (Checked at program execution)	10	Stop	Instruction code that cannot be decoded by CPU is included in program. An EPROM chip with faulty program was inserted. The memory contents have been changed. A PR or IRET instruction was programmed.	Read the error step by use of a programming terminal and correct the program at that step. Correct the EPROM program or replace EPROM chip.
PARAMETER ERROR (Checked at Power ON/Reset, Stop → RUN, and PAUSE → RUN)	11	Stop	Capacity larger than the memory capacity of CPU was set and then data were written to the CPU. Contents of parameters of CPU memory changed due to noise or improper loading of memory. RAM not loaded (into A1 or A1N CPUs).	Check and correct parameters, and write them to the CPU by use of a programming terminal. Check whether the RAM chip is installed properly to its socket.
MISSING END INS. (Checked after setting M9056 or M9057 or at Stop → RUN, and PAUSE → RUN)	12	Stop	There is no END (FEND) instruction in the program. There is no END instruction in a subprogram set by parameters.	Add END instruction at program end.
CAN'T EXECUTE (P) (Checked at execution of one of the following instructions: CJ, SCJ, JMP, CALLP, FOR/NEXT and at Stop → RUN, and PAUSE → RUN)	13	Stop	There is no jump destination or multiple destinations specified by the CJ, SCJ, CALL, CALLP or JMP instruction. There is a CHG instruction but no subprogram. There is a RET instruction without a CALL instruction in the program. The CJ, SCJ, CALL, CALLP or JMP instruction with its jump destination beyond the END instruction. The number of FOR and the number of NEXT instructions do not equal. A JMP is given within a FOR to NEXT loop causing the processing to exit the loop. Processing exited subroutine by JMP instruction before execution of the RET instruction. Processing jumped into a step in a FOR to NEXT loop or into a subroutine by the JMP instruction. The STOP instruction is given in an interrupt program, a subroutine program or in a FOR to NEXT loop.	Read the error step by use of a programming terminal and correct the program at that step.

Table of error codes; A series (except AnA and AnAS)

Error codes 14 to 21

Error message	Error code in D9008	CPU Status	Error description and cause	Remedy
CHK FORMAT ERR (Checked at Power ON/Reset, Stop → RUN, and PAUSE → RUN)	14	Stop	Instructions (NOP incl.) except LDX, LDIX, ANDX, and ANIX are included in the CHK instruction circuit block. Multiple CHK instructions are given. The number of contact points in the CHK instruction circuit block exceeds 150. The number of an input instruction X in the CHK instruction circuit block exceeds the maximum value. Prior to the CHK instruction circuit block there is no CJP instruction with input condition. The device number of D1 of the CHK D1 D2 instruction is different from that of the contact point before the CJP instruction. Pointer P254 is not given to the head of the CHK instruction circuit block.	Check the program in the CHK instruction circuit block. Correct the problem using a programming terminal (eg. add a jump instruction) and perform operation again.
CAN'T EXECUTE (I) (Checked at execution of interrupt)	15	Stop	Although the interrupt module is used there is no number of interrupt pointer I which corresponds to that module in the program or there are multiple numbers. There is no IRET instruction in the program. The IRET instruction is programmed in another program part than the interrupt program.	Check for the presence of the interrupt program which corresponds to the interrupt unit and reduce the same numbers of I. Check if there is an IRET instruction in the interrupt program and enter the IRET instruction. Check whether there is an IRET instruction in another program than the interrupt program and delete the IRET instruction.
CASSETTE ERROR (Checked at Power ON/Reset) Memory cassette cannot be accessed	16	Stop	The memory cassette is not loaded.	Turn off the power, insert the memory cassette and turn the power on again.
ROM-ERROR (Checked at Power ON/Reset)	17	Stop	Parameters and sequence program are not stored correctly in the inserted EPROM. The EPROM is defective.	Rewrite the program and parameters to the EPROM. Replace the defective EPROM.
MEMORY PROTECT ERROR (Checked at Power ON/Reset)	18	Stop	The EPROM was write protected when the CPU attempted to access the program stored in the EPROM (DIP switch in ON position).	Set the write protection switch OFF.
RAM ERROR (Checked at Power ON/Reset and after setting M9084 during Stop)	20	Stop	The CPU has checked if write and read operations can be performed properly to the data memory area of CPU, and as a result, either or both has not been performed.	Since this is a CPU hardware error, consult Mitsubishi representative.
OPE. CIRCUIT ERR (Checked at Power ON/Reset)	21	Stop	The operation circuit, which performs the sequence processing in the CPU, does not operate properly.	Since this is a CPU hardware error, consult Mitsubishi representative.

Table of error codes; A series (except AnA and AnAS)

Error codes 22 to 41

Error message	Error code in D9008	CPU Status	Error description and cause	Remedy
WDT ERROR (1) (Checked after execution of an END instruction)	22	Stop	Scan time exceeds watch dog error monitor time. 1. Scan time of user program has been exceeded. 2. Scan time has lengthened due to instantaneous power failure which occurred during scan.	Calculate and check the scan time of user program and reduce the scan time. Monitor the contents of special register D9005 by use of peripheral equipment. When the contents are other than 0, line voltage is insufficient. Therefore, check the power and reduce the fluctuation of voltage.
SUB-CPU ERROR	23	Stop	Sub-CPU is locked-up or defective.	Since this is a CPU hardware error, consult Mitsubishi representative.
END NOT EXECUTE (Checked during execution of an END instruction)	24	Stop	The END instruction has changed to another instruction code for some reason.	Perform reset and run. If the same error is displayed again, it is the CPU hardware error. Therefore, consult nearby service center, representative, or branch.
WDT ERROR (2) (Checked continuously)	25	Stop	The CPU is executing an endless loop. Main-CPU is malfunctioning. Main-CPU is malfunctioning. Since the program is in an ethe JMP and CJ instructions, Since this is a CPU hardward subishi representative.	
MAIN CPU DOWN (1) (Checked continuously)	26	Stop	Main-CPU is defective.	Since this is a CPU hardware error, consult Mitsubishi representative.
UNIT VERIFY ERR. (Checked continuously)	31	RUN (Stop)	I/O module data are different from those at power- on. The I/O module (including the special function module) is incorrectly loaded or has been removed, or a different unit has been loaded.	Among special registers D9116 to D9123, the bit corresponding to the module of verify error is "1". Therefore, monitor the registers and check for the module with "1" and make replacement. When the present unit arrangement is OK, perform reset with the reset switch.
FUSE BREAK OFF (Checked continuously)	32	RUN (Stop)	A fuse is blown in an output module.	Check the fuse blown indicator LED of output module and change the fuse of module of which LED is on. Among special registers D9100 to D9107, the bit corresponding to the unit of fuse break is,,1". Replace the fuse of a corresponding module.
CONTROL BUS ERR. (Checked during execution of a FROM / TO instruction)	40	Stop	The FROM and TO instructions cannot be executed. Error of control bus with special function module. This error can be caused by a special module, CPU module or base unit han consult Mitsubishi representative.	
SP.UNIT DOWN (Checked during execution of a FROM / TO instruction)	41	Stop	When the FROM or TO instruction is executed, access has been made to the special function module but the answer is not given. The accessed special function module is defective. Since this is an accessed special function error, consult Mitsubishi representative.	

Table of error codes; A series (except AnA and AnAS)

Error codes 42 to 70

Error message	Error code in D9008	CPU Status	Error description and cause	Remedy
LINK UNIT ERROR	42	Stop	AJ71(A)R22 or AJ71(A)P22 is loaded in the master station.	Remove the AJ71(A)R22 or AJ71(A)P22 from the master station.
I/O INT. ERROR	43	Stop	Although the interrupt module is not loaded, interruption has occurred.	This is a specific module hardware error, consult Mitsubishi representative.
SPUNIT LAY ERROR	44	Stop	Three or more computer link modules are loaded with respect to one CPU module. Two or more modules of AJ71(A)P22, AJ71(A)R22, AJ71AP21 or AJ71AR21 are loaded. Two or more interrupt modules are loaded. A special function module is assigned in place of an I/O module, or vice versa, at I/O assignment of parameters on peripheral devices.	Reduce the computer link modules to two or less. Reduce the AJ71(A)P22, AJ71(A)R22, AJ71AP21 or AJ71AR21 to one or less. Reduce the interrupt module to one. Reset the I/O assignment of parameter setting by use of peripheral devices according to the actually loaded special function module.
SP. UNIT ERROR (Checked during execution of a FROM / TO instruction)	46	Stop	Access (execution of FROM to TO instruction) has been made to a location where there is no special function module.	Read the error step by use of peripheral equipment, and check and correct the FROM or TO instruction at that step.
LINK PARA. ERROR	47	Continue	If a data link CPU is used to set a master station (station number "00"): The link parameters written by the link CPU do not correspond to the link parameters read by the master station. Or else, link parameters are not written. The setting of the total number of slave stations is 0.	Write parameters again and check. Check setting of station numbers. When the error is displayed again, it is a hardware error. Therefore, consult your Mitsubishi representative.
OPERATION ERROR (Checked during execution of an instruction)	50	Continue	The result of BCD conversion has exceeded the specified range (9999 or 99999999). Operation impossible because specified device range has been exceeded. File registers used in program without capacity setting. Operation error occurred during execution of the RTOP, RFRP, LWTP or LRDP instruction.	Read the error step using peripheral devices and check the program at the error step, and correct it.
MAIN CPU DOWN (2) (Error on interrupt)	60	Stop	INT instruction processed in microcomputer program area. CPU malfunction due to noise. Hardware fault.	Remove INT. Eliminate noise. Consult Mitsubishi representative.
BATTERY ERROR (Checked continuously)	70	RUN	Battery voltage low. Battery not connected.	Replace battery. Connect battery if RAM memory or power failure compensation function is used.

13.4 Table of error codes; AnA and AnAS CPUs

The following table contains an overview of all possible errors and the corresponding error messages, possible causes, and remedial advice. The error codes are written into the special register D9008, the detailed error code is written into the special register D9091, and the corresponding step number in which the error occurred is written into the special registers D9010 and D9011. This table only includes the error messages of the AnA and AnAS CPUs.

Error message	Error code in D9008	Detailed error code in D9091	Error description and cause	Remedy
		101	Instruction codes which the CPU cannot decode are included in the program.	Read the error step using a peripheral device and correct the program of the step. Check the ROM if it contains instruction codes which cannot be decoded. If it does, replace it with a correct ROM.
		102	Index qualification is specified for a 32-bit constant.	Read the error step using a peripheral device and correct the program of the step.
	10	103	Device specified by an extended application instruction is not correct.	
		104	An extended application instruction has incorrect program structure.	
INSTRCT CODE ERR (Checked at Stop → RUN or execution of instruction)		105	An extended application instruction has incorrect command name.	
execution of instruction)		106	Index qualification using Z or V is included in the program between LEDA/B IX and LEDA/B IXEND.	
			Index qualification is specified for the device numbers and set values in the OUT instruction of timers and counters.	
		107	Index qualification is specified at the label number of the pointer (P) provided to the head of destination of the CJ, SCJ, CALL, CALLP, JMP, LEDA/B FCALL and LEDA/B BREAK instructions or at the label number of the interrupt poiter (I) provided to the head of an interrupt program.	
		108	Errors other than 101 to 107 mentioned above.	

Table of error codes; AnA and AnAS CPUs

Error codes 11 to 13

Error message	Error code in D9008	Detailed error code in D9091	Error description and cause	Remedy
		111	Capacity settings of the main and sub programs, microcomputer program, file register comments, status latch, sampling trace and extension file registers are not within the usable range of the CPU.	Read parameters in the CPU memory, check the contents, make necessary corrections and write them again to the memory.
		112	Total of the set capacity of the main and sub programs, file register comments, status latch, sampling trace and extension file registers exceeds capacity of the memory cassette.	
PARAMETER ERROR		113	Latch range set by parameters or setting of M, L or S is incorrect.	
(Checked at Power ON/Reset, Stop \rightarrow RUN, and PAUSE \rightarrow RUN)	11	114	Sum check error	
Sup $ ightarrow$ noin, and paose $ ightarrow$ noin)		115	Either of settings of the remote RUN/PAUSE contact point by parameters, operation mode at occurrence of error, annunciator indication mode, or STOP → RUN indication mode is incorrect.	
		116	The MNET-MINI automatic refresh setting by parameters is incorrect.	
		117	Timer setting by parameters is incorrect.	
		118	Counter setting by parameters is incorrect.	
MISSING END INS.	12	121	The END (FEND) instruction is not given in the main program.	Write the END instruction at the end of the main program.
(Checked at Stop → RUN)	12	122	The END (FEND) instruction is not given in the sub program if the sub program is set by parameters.	Write the END instruction at the end of the sub program.
CAN'T EXECUTE (P)	13	131	The same device number is used at two or more steps for the pointers (P) and interrupt pointers (I) used as labels to be specified at the head of jump destination.	Eliminate the same pointer numbers provided at the head of jump destination.
(Checked at execution of instruction)		132	Label of the pointer (P) specified in the CJ, SCJ, CALL, CALLP, JMP, LEDA/B FCALL oder LEDA/B BREAK instruction is not provided before the END instruction.	Read the error step using a peripheral device, check contents and insert a jump destination pointer (P).

Error codes 13 to 14

Error message	Error code in D9008	Detailed error code in D9091	Error description and cause	Remedy
CAN'T EXECUTE (P) (Checked at execution of instruction)	13	133	The RET instruction was included in the program and executed though the CALL instruction was not given. The NEXT and LEDA/B BREAK instructions were included in the program and executed though the FOR instruction was not given. Nesting level of the CALL, CALLP and FOR instructions is 6 levels or deeper, and the 6th level was executed.	Read the error step using a peripheral device, check contents and correct program of the step. Reduce the number of nesting levels of the CALL, CALLP and FOR instructions to 5 or less.
		134	The CHG instruction was included in the program and executed though no sub program was provided.	Read the error step using a peripheral device and delete the CHG instruction circuit block.
		135	LEDA/B IX and LEDA IXEND instructions are not paired. There are 33 or more sets of LEDA/B IX and LEDA IXEND instructions.	Read the error step using a peripheral device, check contents and correct program of the step. Reduce the number of sets of LEDA/B IX and LEDA IXEND instructions to 32 or less.
	14	141	Instructions (including NOP) other than LDX, LDIX, ANDX and ANIX are included in the CHK instruction circuit block.	Check the program of the CHK instruction and correct it referring to contents of detailed error codes.
		142	Multiple CHK instructions are given.	
		143	The number of contact points in the CHK instruction circuit block exceeds 150.	
		144	The LEDA/CHK instructions are not paired with the LEDA/CHKEND instructions, or 2 or more pairs of them are given.	
		145	There is no CJ instruction with input condition programmed prior to the CHK instruction block.	
CHK FORMAT ERR (Checked at Stop → RUN, and PAUSE → RUN)		146	Device number of D1 in the CHK D1 D2 instruction is different from that of the contact point before the CJ instruction.	
		147	Index qualification is used in the check pattern circuit.	
			Multiple check pattern circuits of the LEDA/CHK LEDA/CHKEND instructions are given.	
	148	148	There are 7 or more check condition circuits in the LEDA/CHK - LEDA/CHKEND instructions. The check condition circuits in the LEDA/CHK - LEDA/CHKEND instructions are written without using X and Y contact instructions or compare instructions.	
			The check pattern circuits of the LEDA/CHK - LEDA/CHKEND instructions are written with 257 or more steps.	

Table of error codes; AnA and AnAS CPUs

Error codes 15 to 24

Error message	Error code in D9008	Detailed error code in D9091	Error description and cause	Remedy
		151	The IRET instruction was given outside of the interrupt program and was executed.	Read the error step using a peripheral device and delete the IRET instruction.
CAN'T EXECUTE (1)	15	152	There is no IRET instruction in the interrupt program.	Check the interrupt program if the IRET instruction is given in it. Write the IRET instruction if it is not given.
(Checked at execution of interrupt)		153	Though an interrupt module is used, no interrupt pointer (I) which corresponds to the module is given in the program. Upon occurrence of error, the problem pointer (I) number is stored at D9011.	Monitor special register D9011 using a peripheral device, and check if the interrupt program that corresponds to the stored data is provided or if two or more interrupt pointers (I) of the same number are given. Make necessary corrections.
CASSETTE ERROR	16		Memory cassette is not loaded.	Turn off the PC power and load the memory cassette.
		201	The sequence program storage RAM in the CPU module caused an error.	Since this is a CPU hardware error, consult your Mitsubishi representative.
RAM ERROR	00	202	The work area RAM in the CPU module caused an error.	
(Checked at Power ON)	20	203	The device memory in the CPU module caused an error.	
		204	The address RAM in the CPU module caused an error.	
		211	The operation circuit for index qualification in the CPU does not work correctly.	Since this is a CPU hardware error, consult your Mitsubishi representative.
OPE. CIRCUIT ERR (Checked at Power ON/Reset)	21	212	Hardware (logic) in the CPU does not operate correctly.	
		213	The operation circuit for sequential processing in the CPU does not operate correctly.	
WDT ERROR (Checked during execution of an END instruction)	22	-	Scan time is longer than the WDT time. Scan time of the user's program has been extended due to certain conditions. Scan time has been extended due to momentary power failure occurred during scanning.	Check the scan time of the user program and shorten it using the CJ instructions. Monitor contents of special register D9005 using a peripheral device. If the contents are other than 0, power supply voltage may not be stable. Check power supply and reduce variation in voltage.
END NOT EXECUTE (Checked during execution of an END instruction)	24	241	Whole program of specified program capacity was executed without executing the END instructions. 1. When the END instruction was to be executed, the instruction was read as other instruction code due to noise. 2. The END instruction changed to other instruction code due to unknown cause.	Reset and run the CPU again. If the same error recurs. Since this is a CPU hardware error, consult your Mitsubishi representative.

Error codes 26 to 43

Error message	Error code in D9008	Detailed error code in D9091	Error description and cause	Remedy
MAIN CPU DOWN (1) (Checked continuously)	26		The main CPU is malfunctioning or faulty.	Since this is a CPU hardware error, consult your Mitsubishi representative.
UNIT VERIFY ERR. (Checked continuously)	31		Current I/O module information is different from that recognized when the power was turned on. 1. The I/O module (including special function modules) connection became loose or the module was disconnected during operation, or wrong module was connected.	Read detailed error code using a peripheral device and check or replace the module which corresponds to the data (I/O head number). Or, monitor special registers D9116 to D9123 using a peripheral device and check or replace the modules if corresponding data bit is "1".
'FUSE BREAK OFF (Checked continuously)	32		There is an output module of which fuse is blown.	Check the FUSE BLOWN indicator LED on the output module and replace the fuse. Read detailed error code using a peripheral device and replace the fuse of the output module which corresponds to the date (I/O head number). Or, monitor special registers D9100 to D9107 using a peripheral device and replace the fuse of the output module of which corresponding data bit is "1".
		401	Due to the error of the control bus which connects to special function modules, the FROM/TO instruction cannot be executed.	Since it is a hardware error of special function module, CPU module or base module, replace and check defective module(s). Consult Mitsubishi representative for defective modules.
CONTROL BUS ERR.	40	402	If parameter I/O assignment is being executed, special function modules are not accessible at initial communication. At error occurrence, the head I/O number (upper 2 digits of 3 digits) of the special function module that caused error is stored at D9011.	presentative for delective modules.
		411	Though an access was made to a special function module at execution of the FROM/TO instruction, no response is received.	Since it is a hardware error of special function module to which an access was made, consult Mitsubishi representative.
SPUNIT DOWN	41	412	If parameter I/O assignment is being executed, no response is received from a special function module at initial communication. At error occurrence, the head I/O number (upper 2 digits of 3 digits) of the special function module that caused error is stored at D9011.	
LINK UNIT ERROR	42	-	Either AJ71(A)R22, AJ71(A)P22 is loaded to the master station. There are 2 link modules which are set to the master station (station 0).	Remove either AJ71(A)R22 or AJ71(A)P22 from the master station. Reduce the number of master stations to 1. Reduce the link modules to 1 when the 3-tier system is not used.
I/O INT. ERROR	43	-	Though the interrupt module is not loaded, an interrupt occurred.	Since it is hardware error of a module, replace and check a defective module. For defective modules, consult Mitsubishi representative.

Table of error codes; AnA and AnAS CPUs

TError codes 44 to 70

Error message	Error code in D9008	Detailed error code in D9091	Error description and cause	Remedy
		441	A special function module is assigned as an I/O module, or vice versa, in the I/O assignment using parameters from the peripheral device.	Execute I/O assignment again using parameters from the peripheral device according to the loading status of special function modules.
		442	There are 9 or more special function modules (except Al61(S1)) which can execute interruption to the CPU module loaded.	Reduce the special function modules (except Al61(S1)) which can execute interrupt start to 8 or less.
		443	There are 2 or more AJ71AP21, AJ71AR21, AJ71P22 or AJ71R22 modules loaded.	Reduce the AJ71AP21, AJ71AR21, AJ71P22 or AJ71R22 modules to 1 or less.
		444	There are 7 or more modules such as a computer link module loaded to one CPU module.	Reduce the computer link modules to 6 or less.
		445	There are 2 or more Al61(S1) modules loaded.	Reduce the Al61 module to 1.
SPUNIT LAY ERROR	44	446	Modules assigned by parameters for MNT/MINI automatic refresh from the peripheral device do not conform with the types of station modules actually linked.	Perform again module assignment for MNT/MINI automatic refresh with parameters according to actually linked station modules.
		447	The number of modules of I/O assignment registration (number of loaded modules) per one CPU module for the special function modules which can use dedicated instructions is larger than the specified limit. (Total of the number of computers shown below is larger than 1344.) (AD57(S1)/AD58 X 8) (AJ71C24(S3/S6/S8) X 10) (AJ71UC24 X 10) AJ71C21(S1) X 29) + (AJ71PT32(S3) X 125) Total > 1344	Reduce the number of loaded special function modules.
SP. UNIT ERROR	46	461	Module specified by the FROM/TO instruction is not a special function module.	Read the error step using a peripheral device and check and correct contents of the FROM/TO instruction of the step.
(Checked during execution of a FROM / TO instruction)	40	462	Module specified by the dedicated instruction for special function module is not a special function module or not the correct special function module.	Read the error step using a peripheral device and check and correct contents of the dedicated instruction for special function modules of the step.
LINK PARA. ERROR	47	-	If a data link CPU is used to set a master station (station number "0"): The link parameters written by the link CPU do not correspond to the link parameters read by the master station. Or else, link parameters are not written. The setting of the total number of local stations is 0.	Write in parameters again and check. Check setting of station numbers. If the same error indication is given again, it is a hardware failure. Consult Mitsubishi representative.
BATTERY ERROR (Checked continuously)	70	-	Battery voltage has lowered below specified level. Battery lead connector is not connected.	Replace battery. If a RAM memory or power failure compensation function is used, connect the lead connector.

Error codes 50 to 60

Error message	Error code in D9008	Detailed error code in D9091	Error description and cause	Remedy
		501	When file registers (R) are used, operation is executed outside of specified ranges of device numbers and block numbers of file registers (R). File registers are used in the program without setting capacity of file registers.	Read the error step using a peripheral device and check and correct program of the step.
		502	Combination of the devices specified by instruction is incorrect.	
		503	Stored data or constant of specified device is not in the usable range.	
		504	Set number of data to be handled is out of the usable range.	
	50	505	Station number specified by the LEDA/B LRDP, LCDA/B LWTP, LRDP, LWTP instructions is not a local station. Head I/O number specified by the LEDA/B RFRP, LEDA/B RTOP, RFRP, RTOP instructions is not of a remote station.	
OPERATION ERROR (Checked at execution of instruction)		506	Head I/O number specified by the LEDA/B RFRP, LEDA/B RTOP, RFRP, RTOP instructions is not of a special function module.	
		507	When the AD57(S1) or AD58 was executing instructions in divided processing mode, other instructions were executed to either of them. When an AD57(S1) or AD58 was executing instructions in divided processing mode, other instructions were executed in divided mode to another AD57(S1) or AD58.	Read the error step using a peripheral device and provide interlock with special relay M9066 or modify program structure so that, when the AD57(S1) or AD58 is executing instructions in divided processing mode, other instructions may not be executed to either of them or to another AD57(S1) or AD58 in divided mode.
		509	An instruction which cannot be executed by remote terminal modules connected to the MNET/ MINI-S3 was executed to the modules. When the PRC instruction was executed to a remote terminal, the communication request registration areas overflowed. The PIDCONT instruction was executed without executing the PIDINIT instruction. The PID57 instruction was executed without executing the PIDINIT or PIDCONT instruction.	Read the error step using a peripheral device and correct the program, meeting loaded conditions of remote terminal modules. Provide interlock using M9081 (communication request registration areas BUSY signal) or D9081 (number of vacant areas in the communication request registration areas) when the PRC instruction is executed to a remote terminal. Execute the PIDCONT instruction after execution of the PIDINIT instruction. Execute the PIDS7 instruction after execution of the PIDINIT and PIDCONT instructions.
MAIN CPU DOWN (2)	60	-	The CPU malfunctioned due to noise. Hardware failure.	Take proper countermeasures for noise. Hardware failure.
(Error during interrupt)				

Table of error codes; AnA and AnAS CPUs

A Appendix A

A.1 Definition of the Processing Times

The operation processing time is the total of the following:

- Total of each instruction processing time.
- The END processing time. This time consists of the time to execute the END instruction, the MELSECNET related refresh time, the processing time for the communication with peripheral devices, and the time for serial communication.
- The I/O refresh time can be calculated with the following formula:

The following table indicates the two times N1 and N2 for System Q and QnA CPUs:

		N1 (μs)			N2 (μs)	
Type of CPU	System Q Main Base	System Q Extension Base	QnA Extension Base	System Q Main Base	System Q Extension Base	QnA Extension Base
Q00JCPU	2,5	3,3	_		2,3	_
Q00CPU	2,4	3,2	_		2,3	_
Q01CPU	2,3	3,1	_		2,3	_
Q02CPU)	2,2	2,9	4,3		2,1	3,5
Q02HCPU Q06HCPU Q12HCPU Q12PHCPU Q25HCPU Q25PHCPU	1,7	2,4	3,7	1,3	2,1	3,5
Q2ASCPU (S1) Q2ACPU		5,2			5,0	
Q3ACPU	4,8				4,65	
Q2ASHCPU (S1) Q4ACPU Q4ARCPU		4,34			4,26	

A.2 Processing times

The table on the following pages contains the processing times of all instructions. The according processing times depend on the values of source and destination data. The time values serves as calculation aid for the total processing time of a program.

The processing time for the instruction does not include the time for index qualification.

When the instruction is not executed the processing time is calculated as follows:

Type of CPU	Procesing time when the instruction is not executed (μs)
Q00JCPU	0.20 x (Number of steps for each instruction +1)
Q00CPU	0.16 x (Number of steps for each instruction +1)
Q01CPU	0.10 x (Number of steps for each instruction +1)
Q02CPU)	0.079 x (Number of steps for each instruction +1)
Q02HCPU Q06HCPU Q12HCPU Q12PHCPU Q25HCPU Q25PHCPU	0.034 x (Number of steps for each instruction +1)
Q2ASCPU (S1) Q2ACPU	0.20 x (Number of steps for each instruction +1)
Q3ACPU	0.15 x (Number of steps for each instruction +1)
Q2ASHCPU (S1) Q4ACPU Q4ARCPU	0.075 x (Number of steps for each instruction +1)

A.2.1 Table of Processing Times (QnA series and System Q)

							Proc	essing time	(μ s)			
Instruction		ı	Processing	(QnA series	CPU module				m Q CPU mo	dules	
moduom			(Device)	Q2A Q2AS	Q3A	Q4A QnASH	Q4AR	Q00J	Q00	Q01	Q2	QnH
LD												
LDI			e.g. X0					0.20	0.16	0.10		
AND				0.20	0.15	0.075	0.075				0.079	0.034
ANI												
OR	_		e.g. D0.0					0.30	0.24	0.15		
ORI												
LDP												
LDF ANDP	1											
ANDF	1			6.6	5.0	2.5	2.5	0.30	0.24	0.15	0.158	0.068
ORP	1											
ORF	1											
ANB												
ORB	1											
MPS	1			0.20	0.15	0.075	0.075	0.20	0.16	0.10	0.079	0.034
MRD	1											
MPP												
INV		n	ot executed executed	2.4	1.8	0.9	0.9	0.20	0.16	0.10	0.079	0.034
MEP		n	ot executed									
MEF			executed	2.0	1.5	0.75	0.75	0.30	0.24	0.15	0.173	0.073
		r	executed not changed									
EGP			OFF/ON or ON/OFF)	-				0.20	0.16	0.10		
			ot changed	0.6	0.3	0.15	0.15	17	9.5	9.4	0.158	0.068
EGF			OFF/ON or ON/OFF)					18	14	14		
	excl. F, T	kcl. F, T not changed										
	and C							0.20	0.16	0.10		
	D0.0		not changed	0.40	0.30	0.15	0.15	0.40	0.00	0.00	0.158	0.068
	D0.0	char	nged (OFF/ON or ON/OFF)					0.40	0.32	0.20		
			not executed	7.0	5.3	2.7	2.7	24	20	19	2.8	1.2
	F	executed	displayed	167	126	63	63	260	210	200	162	69.7
		executed	display completed	166	125	62	62	205	165	155	126	54
OUT			not executed									
	т		after time out	1.6	1.2	0.6	0.6	1.1	0.88	0.55	0.63	0.27
		executed	added K			0.0	0.0				0.00	0.2.
			D					1.2	0.96	0.60		
			not executed						0.00	0.55		
	С	executed	after time out	1.6	1.2	0.6	0.6	1.1	0.88	0.55	0.63	0.27
		executed	added D					1.2	0.96	0.6		
			not executed					1.2	0.90	0.0		
			after time out					1.1	0.88	0.55		
OUTH	Т	executed	Ικ	1.6	1.2	0.6	0.6	'''	3.00	3.00	0.63	0.27
			added D	1				1.2	0.96	0.6		
	all devic-		not executed									
	es exept F and		not changed	1				0.20	0.16	0.10		
	D0.0	executed	changed	0.40	0.00	0.15	0.45				0.450	0.000
			not executed	0.40	0.30	0.15	0.15				0.158	0.068
SET	D0.0	executed	not changed					0.40	0.32	0.20		
		CACCUICU	changed									
			not executed	1.2	0.90	0.45	0.45	0.50	0.44	0.25	0.47	0.20
	F	executed	displayed	277	208	104	104	255	205	195	161	69
		550di0d	display completed	1.2	0.90	0.45	0.45	195	160	150	0.47	0.20

							Proc	essing time	(μ s)			
Instruction		F	Processing		QnA series	CPU module	es		Syste	m Q CPU mo	dules	
			(Device)	Q2A Q2AS	Q3A	Q4A QnASH	Q4AR	Q00J	Q00	Q01	Q2	QnH
	All		not executed									
	devices exept the		not changed									
	ones listed below	executed	changed	0.40	0.30	0.15	0.15	0.20	0.16	0.10	0.158	0.068
			not executed									
	D0.0	executed	not changed	0.40	0.30	0.15	0.15	0.40	0.32	0.20	0.158	0.068
		executed	changed									
	SM		not executed	0.40	0.30	0.15	0.15	0.20	0.16	0.10	0.158	0.068
	Oiii		executed									
RST	-		not executed	1.2	0.90	0.45	0.45	0.48	0.44	0.25	0.47	0.20
	F	executed	displayed	148	112	56	56	75	69	65	90	38
			display completed	1.2	0.90	0.45	0.45	43	35	33	0.47	0.20
	T, C		not executed	1.4	1.1	0.6	0.6	0.80	0.64	0.40	0.63	0.27
			executed					1.0	0.80	0.50		
	D		not executed	0.60	0.45	0.23	0.23	0.40	0.32	0.20	0.24	0.10
			executed	4.0	0.00	0.45	0.45	0.60	0.48	0.30	0.47	0.00
	Z		not executed executed	1.2	0.90	0.45	0.45	0.50	0.40	0.25	0.47	0.20
			not executed	10.8	8.1	4.1	4.1	9.4	7.9 0.32	7.4 0.20	4.3	1.9
	R		executed	1.0	0.75	0.38	0.38	-	0.32	0.20	0.40	0.17
PLS			executed	2.6	2.0	0.98	0.98	12	9.5	9.2	1.0	0.44
PLF				2.6	2.0	0.98	0.98	11	9.5	8.9	1.0	0.44
16			not executed	2.0	2.0	0.50	0.50	0.68	0.40	0.25	1.0	0.44
FF	Υ		executed	1.2	0.90	0.45	0.45	7.5	6.2	5.7	0.47	0.20
			not executed	1.2	0.90	0.45	0.45	0.50	0.40	0.25	0.47	0.20
DELTA	DY0		executed	16.8	14.1	11.1	11.1	26	21	21	5.9	2.6
			not executed	1.2	0.90	0.45	0.45	0.48	0.40	0.25	0.47	0.20
DELTAP	DY0		executed	16.8	14.1	11.1	11.1	58	45	43	5.9	2.6
SFT		n	ot executed	1.2	0.90	0.45	0.45	0.50	0.34	0.25	0.47	0.20
SFTP			executed	4.2	3.2	1.6	1.6	12	8.7	8.3	1.66	0.71
MC			M0.0	0.60	0.45	0.23	0.23	0.40	0.32	0.20	0.24	0.10
IVIC			D0.0	0.00	0.45	0.23	0.23	3.3	2.9	2.8	0.24	0.10
MCR				0.20	0.15	0.075	0.075	0.20	0.16	0.10	0.079	0.034
		error	check executed	1643	1236	618	618	660	530	480	348	150
FEND END	without errorbattery chattery	ieck		1106	832	416	416	660	530	480	359	150
NOP				0.2	0.15	0.075	0.075	0.20	0.16	0.10	0.079	0.034
NOPLF PAGE				0.2	0.15	0.075	0.075	0.20	0.16	0.10	0.79	0.034
LD=			continuity	3.8	2.9	1.5	1.5	0.80	0.64	0.40	0.24	0.10
LD-		n	o continuity	3.6	2.7	1.4	1.4	0.00	0.04	0.40	0.24	0.10
		n	ot executed	1.4	1.1	0.55	0.55	0.70	0.56	0.35		
AND=	ex	ecuted	continuity	2.8	2.1	1.1	1.1	0.80	0.64	0.40	0.24	0.10
	-		no continuity	3.2	2.4	1.2	1.2					
0.5		n	ot executed	1.4	1.1	0.55	0.55	0.70	0.56	0.35	0.01	0.10
OR=	exe	ecuted	continuity	3.8	2.9	1.5	1.5	0.80	0.64	0.40	0.24	0.10
			no continuity	2.8	2.1	1.1	1.1					
LD<>			continuity	4.4	3.3	1.7	1.7	0.80	0.64	0.40	0.24	0.10
	-		o continuity	3.6	2.7	1.4	1.4	0.70	0.50	0.05		
AND<>		n	ot executed continuity	1.4 2.8	1.1 2.1	0.55 1.1	0.55 1.1	0.70	0.56	0.35	0.24	0.10
AND<>	ex	ecuted	· · · · · · · · · · · · · · · · · · ·					0.80	0.64	0.40	0.24	0.10
			no continuity	3.2	2.4	1.2	1.2					

						Proc	essing time	(μ s)				
Instruction		Processing	(QnA series	CPU module	es		Syste	em Q CPU mo	odules		
monuon		(Device)	Q2A Q2AS	Q3A	Q4A QnASH	Q4AR	Q00J	Q00	Q01	Q2	QnH	
		not executed	1.4	1.1	0.55	0.55	0.70	0.56	0.35			
OR<>	executed	continuity	3.8	2.9	1.5	1.5	0.80	0.64	0.40	0.24	0.10	
	executed	no continuity	2.8	2.1	1.1	1.1	0.00	0.04	0.40	0.24 0.24 0.24 0.24 0.24 0.24 0.24 0.24		
LD>		continuity	4.4	3.3	1.7	1.7	0.80	0.64	0.40	0.24	0.10	
LD		no continuity	3.6	2.7	1.4	1.4	0.00	0.04	0.40	0.24	0.10	
		not executed	1.4	1.1	0.55	0.55	0.70	0.56	0.35	ļ		
AND>	executed	continuity	2.8	2.1	1.1	1.1	0.80	0.64	0.40	0.24	0.10	
		no continuity	3.2	2.4	1.2	1.2						
		not executed	1.4	1.1	0.55	0.55	0.70	0.56	0.35			
OR>	executed	continuity	3.8	2.9	1.5	1.5	0.80	0.64	0.40	0.24	0.10	
		no continuity	2.8	2.1	1.1	1.1						
LD<=		continuity	4.4	3.3	1.7	1.7	0.80	0.64	0.40	0.24	0.10	
		no continuity	3.6	2.7	1.4	1.4	0.70	0.50	0.05			
		not executed	1.4	1.1	0.55	0.55	0.70	0.56	0.35		0.40	
AND<=	executed	continuity	2.8	2.1	1.1	1.1	0.80	0.64	0.40	O1 Q2 35 0.24 40 0.24 35 0.24 40 0.24 35 0.24 40 0.24 35 0.24 40 0.24 35 0.24 40 0.24 35 0.24 40 0.24 35 0.24 40 0.24 35 0.24 40 0.24 35 0.24 40 0.24 35 0.24 40 0.24 35 0.24 40 0.39 40 0.39 50 0.55 0.39 0.55 0.0 0.55 0.0 0.55 40 0.39 50 0.55 40 0.39 50 0.55 40 0.39 50	0.10	
		no continuity	3.2	2.4	1.2 0.55	1.2	0.70	0.50	0.05			
OD :		not executed	1.4	1.1	1.5	0.55	0.70	0.56	0.35	0.04	0.10	
OR<=	executed	continuity	3.8 2.8	2.9	1.1	1.5 1.1	0.80	0.64	0.40	0.10		
		no continuity	4.4	3.3	1.7	1.7				-		
LD<		continuity	3.6	2.7	1.7	1.7	0.80	0.64	0.40	0.24	0.10	
		no continuity not executed	1.4	1.1	0.55	0.55	0.70	0.56	0.35			
AND<		continuity	2.8	2.1	1.1	1.1	0.70	0.50	0.55	0.24 0.24 0.24 0.24 0.24 0.24 0.24 0.24	0.10	
AND	executed	no continuity	3.2	2.1	1.2	1.2	0.80	0.64	0.40		0.10	
		not executed	1.4	1.1	0.55	0.55	0.70	0.56	0.35			
OR<		continuity	3.8	2.9	1.5	1.5	0.70	0.50	0.00	Q2 6 0.24 6 0.24 6 0.24 6 0.24 6 0.24 6 0.24 6 0.24 6 0.24 6 0.24 6 0.24 6 0.24 6 0.24 6 0.24 6 0.24 6 0.24 6 0.24 6 0.24 6 0.39 0 0.39 0 0.55 0 0.39 0 0.55 0 0.39 0 0.55 0 0.39 0 0.55 0 0.39 0 0.55 0 0.39 0 0.55 0 0.55 0 0.55 0 0.55 0 <td>0.10</td>	0.10	
OH	executed	no continuity	2.8	2.1	1.1	1.1	0.80	0.64	0.40		0.10	
		continuity	4.4	3.3	1.7	1.7						
LD>=		no continuity	3.6	2.7	1.4	1.4	0.80	0.64	0.40	0.24	0.10	
		not executed	1.4	1.1	0.55	0.55	0.70	0.56	0.35			
AND>=		continuity	2.8	2.1	1.1	1.1				0.24	0.10	
	executed	no continuity	3.2	2.4	1.2	1.2	0.80	0.64	0.40			
		not executed	1.4	1.1	0.55	0.55	0.70	0.56	0.35			
OR>=		continuity	3.8	2.9	1.5	1.5	0.00	0.04	0.40	0.24	0.10	
	executed	no continuity	2.8	2.1	1.1	1.1	0.80	0.64	0.40			
LDD		continuity	5.0	3.8	1.9	1.9	1.0	0.00	0.50	0.55	0.24	
LDD=		no continuity	4.2	3.2	1.6	1.6	1.0	0.80	0.50	0.39	0.17	
		not executed	1.4	1.1	0.55	0.55	0.80	0.64	0.40	0.39	0.17	
ANDD=	ovocutod	continuity	3.4	2.6	1.3	1.3	1.0	0.00	0.50	0.55	0.24	
	executed	no continuity	3.8	2.9	1.5	1.5	1.0	0.80	0.50	0.39	0.17	
		not executed	1.4	1.1	0.55	0.55	0.80	0.64	0.40	0.39	0.17	
ORD=	executed	continuity	4.4	3.3	1.7	1.7	1.0	0.80	0.50	0.55	0.24	
	ONCOULOU	no continuity	3.4	2.6	1.3	1.3	1.0	0.00	0.00	0.00	0.24	
LDD<>		continuity	5.0	3.8	1.9	1.9	1.0	0.80	0.50	0.55	0.24	
200		no continuity	4.2	3.2	1.6	1.6						
		not executed	1.4	1.1	0.55	0.55	0.80	0.64	0.40	0.39	0.17	
ANDD<>	executed	continuity	3.4	2.6	1.3	1.3	1.0	0.80	0.50	0.55	0.24	
		no continuity	3.8	2.9	1.5	1.5						
		not executed	1.4	1.1	0.55	0.55	0.80	0.64	0.40	0.24 0.24 0.24 0.24 0.24 0.24 0.24 0.24	0.17	
ORD<>	executed	continuity	4.4	3.3	1.7	1.7	1.0	0.80	0.50	0.55	0.24	
		no continuity	3.4	2.6	1.3	1.3				0.24 0.24 0.24 0.24 0.24 0.24 0.24 0.24		
LDD>		continuity	3.8	2.9	1.5	1.5	1.0	0.80	0.50	0.24 0.24 0.24 0.24 0.24 0.24 0.24 0.24	.50 0.55 n	0.24
		no continuity	4.2	3.2	1.6	1.6					I	

							Proc	essing time	(μ s)			
Instruction		Processing			QnA series	CPU module	es		Syste	m Q CPU mo	dules	
monuom		(Device)		Q2A Q2AS	Q3A	Q4A QnASH	Q4AR	Q00J	Q00	Q01	Q2	QnH
		not executed		1.4	1.1	0.55	0.55	0.80	0.64	0.40	0.39	0.17
ANDD>	executed	conti	nuity	2.8	2.1	1.1	1.1	1.0	0.80	0.50	0.55	0.24
	CAOCATOA	no cor	tinuity	3.8	2.9	1.5	1.5					
		not executed		1.4	1.1	0.55	0.55	0.80	0.64	0.40	0.39	0.17
ORD>	executed	conti		3.8	2.9	1.5	1.5	1.0	0.80	0.50	0.55	0.24
		no cor	tinuity	3.4	2.6	1.3	1.3					
LDD<=		continuity		4.4	3.3	1.7	1.7	1.0	0.80	0.50	0.55	0.24
		no continuity		3.6	2.7	1.4	1.4	0.00	0.04	0.40	0.00	0.17
ANDD .		not executed	m. ib.	1.4	1.1	0.55	0.55	0.80	0.64	0.40	0.39	0.17
ANDD<=	executed	conti		3.4	2.6	1.3 1.2	1.3 1.2	1.0	0.80	0.50	0.55	0.24
		no cor	itinuity	1.4	1.1	0.55	0.55	0.80	0.64	0.40	0.39	0.17
ORD<=		not executed	nuit.	4.4		1.7	1.7	0.60	0.04	0.40	0.39	0.17
OUD<=	executed	conti no cor		2.8	3.3 2.1	1.1	1.7	1.0	0.80	0.50	0.55	0.24
		continuity	iuiuity	3.8	2.1	1.5	1.5			-	-	
LDD<		no continuity		4.2	3.2	1.6	1.6	1.0	0.80	0.50	0.55	0.24
		not executed		1.4	1.1	0.55	0.55	0.80	0.64	0.40	0.39	0.17
ANDD<		conti	nuity	2.8	2.1	1.1	1.1	0.00	0.04	0.40	0.00	0.17
71100	executed	no cor		3.8	2.9	1.5	1.5	1.0	0.80	0.50	0.55	0.24
		not executed		1.4	1.1	0.55	0.55	0.80	0.64	0.40	0.39	0.17
ORD<		conti	nuitv	3.8	2.9	1.5	1.5					
	executed	no cor		3.4	2.6	1.3	1.3	1.0	0.80	0.50	0.55	0.24
		continuity	,	4.4	3.3	1.7	1.7					
LDD>=		no continuity		3.6	2.7	1.4	1.4	1.0	0.80	0.50	0.55	0.24
		not executed		1.4	1.1	0.55	0.55	0.80	0.64	0.40	0.39	0.17
ANDD>=		conti	nuity	3.4	2.6	1.3	1.3	1.0	0.00	0.50	0.55	0.04
	executed	no cor	itinuity	3.2	2.4	1.2	1.2	1.0	0.80	0.50	0.55	0.24
		not executed		1.4	1.1	0.55	0.55	0.80	0.64	0.40	0.39	0.17
ORD>=	executed	conti	nuity	4.4	3.3	1.7	1.7	1.0	0.80	0.50	0.55	0.24
	cxccutcu	no cor	itinuity	2.8	2.1	1.1	1.1	1.0	0.00	0.50	0.55	0.24
	Single precision	conti	nuity	235	177	89	35	—		_	93	40
LDE=	omgro production	no cor	itinuity	231	174	87	87	_	_		92	
	Double precision	conti		_			_	_	_		93	40
	<u> </u>	no cor	•	_	_	_	_	_	_	_	92	
	0:1	not exe		1.4	1.1	0.55	0.55	_	_	_	0.55	0.24
	Single precision	executed	continuity	234	176	88	35	_	_		93	40
ANDE=			no continuity	230	172	86	86	_	_	_	92	ļ
	Double presision	not exe	•	_	_		_	_	_	_		_
	Double precision	executed	continuity	_	_	_	_	_		_	93 92	40
		not ex	no continuity	1.4	1.1	0.55	0.55	_			0.55	0.24
	Single precision	HOL EX	continuity	234	176	88	35	_			93	0.24
	Olligie precision	executed	no continuity	230	170	86	86				92	40
ORE=		not ex	,		-						- JZ	_
	Double precision		continuity								93	
	Doddio prodicion	executed	no continuity	_	_		_	_	_		92	40
		conti		231	174	87	35	_	_	_		
	Single precision	no cor		234	176	88	88	_	_	_	92	40
LDE<>		conti		_	_	<u> </u>	_	_	_	_		
	Double precision	no cor		_	_	_	_	_	_	_	92	40

Instruction							Proc	essing time	(μ s)			
Instruction		Processing		(QnA series	CPU module	es		Syste	em Q CPU mo	dules	
mod dodon		(Device)		Q2A Q2AS	Q3A	Q4A QnASH	Q4AR	Q00J	Q00	Q01	Q2	QnH
		not exe	ecuted	1.4	1.1	0.55	0.55	_	_	_	0.55	0.24
	Single precision	executed	continuity	230	172	86	34	_	_	_	92	40
ANDE<>		executed	no continuity	234	176	88	88	_	_	_	93	40
ANDES		not exe	ecuted	_	_	_	_	_	_	_	_	
	Double precision	executed	continuity	_	_	_	_	_	_	_	00	40
		executed	no continuity	_	_	_	_	_	_	_	92	40
		not exe	ecuted	1.4	1.1	0.55	0.55	_	_	_	0.55	0.24
	Single precision	executed	continuity	231	174	87	35	_	_	_	93	40
ORE<>		executed	no continuity	234	176	88	88	_	_		92	40
ONL		not exe	ecuted	_	_	_	_	_	_	_	_	_
	Double precision	executed	continuity	_	_	_	_	_	_	_	93	40
		executed	no continuity	_	_	_	_	_	_	_	92	40
	Cinala procision	conti	nuity	231	174	87	35	_	_	_	00	40
LDE>	Single precision	no con	tinuity	234	176	88	88	_	_	_	92	40
LDE>	Double precision	conti	nuity	_	_	_	_	_	_	_	92 92 0.55 92 93 92 0.55 93	40
	Double precision	no con	tinuity	_	_		_	_	_	_		40
		not exe	ecuted	1.4	1.1	0.55	0.55	_	_	_	0.55	0.24
	Single precision		continuity	230	172	86	34	_	_	_	92	40
ANDE		executed	no continuity	234	176	88	88	_	_	_	93	40
ANDE>		not exe	ecuted	_	_	_	_	_	_	_	_	_
	Double precision		continuity	_	_	_	_	_	_	_	92 0.55 92 93 — 92 0.55 93 92 — 93 92 — 92 0.55 92 93 — 92 0.55	40
		executed	no continuity	_	_	_	_	_	_	_		40
		not exe	ecuted	1.4	1.1	0.55	0.55	_	_	_	0.55	0.24
	Single precision		continuity	231	174	87	34	_	_	_	93	40
0.05		executed	no continuity	234	176	88	88	_	_	_	92	40
ORE>		not exe	ecuted	_	_	_	_	_	_	_	_	_
	Double precision		continuity	_	_	_	_	_	_	_	93	40
		executed	no continuity	_	_	_	_	_	_	_	92	40
	0: 1 ::	conti	nuity	235	177	89	34	_	_	_	93	40
	Single precision	no con	tinuity	231	174	87	88	_	_	_	92	40
LDE<=		conti	nuity	_	_	_	_	_	_	_	93	
	Double precision	no con	tinuity	_	_	_	_	_	_	_	92	40
		not exe	ecuted	1.4	1.1	0.55	0.55	_	_	_	0.55	0.24
	Single precision		continuity	234	176	88	34	_	_	_		
		executed	no continuity	230	172	86	86	_	_	_	92	40
ANDE<=		not exe	ecuted	_	_	_	_	_	_	_	_	_
	Double precision		continuity	_	_	_	_	_	_	_		
		executed	no continuity	_	_	_	_	_	_	_	92	40
		not exe		1.4	1.1	0.55	0.55	_		_	0.55	0.24
	Single precision		continuity	234	176	88	34	_	_	_		
OPE		executed	no continuity	230	172	86	86	_		_	92	40
ORE<=		not exe		_	_	T —	_	_	_	_	_	_
	Double precision		continuity	_	_	T —	_	_	_	 	0.5	
	,	executed	no continuity	_		_	_	_		_	92	40
	0	conti		231	174	87	35	_	_	_		
1.05	Single precision	no con		234	176	88	88	_	_	_	92	40
LDE<	D. H	conti		_	_	1 —	_	_	_	_		20
	Double precision	no con		_	_	† —	_	_	_	_	92	92
		not exe		1.4	1.1	0.55	0.55	_	_	_	0.55	0.24
	Single precision		continuity	230	172	86	34	_	_	_		
	• 1	executed	no continuity	234	176	88	88	_	_	_	92	40
ANDE<		not exe		_	_	<u> </u>	_	_		_	_	_
	Daubla pracision		continuity	_	<u> </u>	+	<u> </u>			 		
	Double precision	executed	CONTINUES									40

							Proc	essing time	(μ s)			
Instruction		Processing		(nA series	CPU module	es		Syste	em Q CPU mo	dules	
IIISUUCUOII		(Device)		Q2A Q2AS	Q3A	Q4A QnASH	Q4AR	Q00J	Q00	Q01	Q2	QnH
		not exe	ecuted	1.4	1.1	0.55	0.55	_	_	_	0.55	0.24
	Single precision	executed	continuity	231	174	87	34	_		_	93	40
ORE<		executed	no continuity	234	176	88	88	_		_	92	40
UNES		not exe	ecuted	_	_	_	_	_	_	_	_	_
	Double precision	executed	continuity	_	_	_	_	_	_	_	93	40
		executed	no continuity	_	_	_	_	_	_	_	92	40
	Cinale precision	conti	nuity	235	177	89	35	_	_	_	93	40
LDE>=	Single precision	no con	tinuity	231	174	87	87	_	_	_	92	40
LDE>=	Double precision	conti	nuity	_	_	_	_	_		_	93	40
	Double precision	no con	tinuity	_	_		_	_	_	_	92	40
		not exe	ecuted	1.4	1.1	0.55	0.55	_		_	0.55	0.24
	Single precision	executed	continuity	234	176	88	34	_		_	02	40
ANDE>=		executed	no continuity	231	174	87	87	_		_	92	40
ANDL>=		not exe	ecuted	_	_	_	_	_	_	_	_	_
	Double precision	executed	continuity	_	_	_	_	_	_	_	92	40
		executed	no continuity	_	_	_	_	_	_		32	40
		not exe	ecuted	1.4	1.1	0.55	0.55	_	_	_	0.55	0.24
	Single precision	overuted	continuity	234	176	88	34	_	_	_	00	40
ORE>=		executed	no continuity	230	172	86	86	_	_	_	92	40
UNE>=		not exe	ecuted	_	_	_	_	_	_	_	_	_
	Double precision	executed	continuity	_	_	_	_	_	_	_	00	40
		executed	no continuity	_	_	_	_	_	_	_	92	40
LD\$=		continuity		97	73	37	37	_	_	_	38	16
LDΦ=		no continuity		81	61	31	31	_	_	_	34	15
		not executed		1.4	1.1	0.55	0.55	_	_	_	92 0.55 93 92 93 92 93 92 93 92 0.55 92 0.55 92 0.55 92 0.56 39 32 40 0.56 33 39 0.56 32 39 40 0.56 32 39 40 0.56 32 39 32 40 0.56 33 39 0.56 32 39 32 40 0.56	0.23
AND\$=	avaavtad.	conti	nuity	96	72	36	36	_	_	_	39	17
	executed	no con	tinuity	81	61	31	31	_	_	_	32	14
		not executed		1.4	1.1	0.55	0.55	_	_	_	0.56	0.24
OR\$=	over to d	conti	nuity	97	73	37	37	_	_	_	40	17
	executed	no con	tinuity	80	60	30	30	_	_	_	33	14
LD\$<>		continuity		83	62	31	31	_	_	_	32	14
LD\$<>		no continuity		97	73	37	37	_	_	_	40	17
		not executed		1.4	1.1	0.55	0.55	_	_	_	0.56	0.23
AND\$<>	over to d	conti	nuity	80	60	30	30	_	_	_	33	14
	executed	no con	tinuity	96	72	36	36	_	_	_	39	17
		not executed		1.4	1.1	0.55	0.55	_	_	_	0.56	0.24
OR\$<>	executed	conti	nuity	81	61	31	31	_	_	_	32	14
	executed	no con	tinuity	96	72	36	36	_	_	_	39	17
LD\$>		continuity		83	62	31	31	_	_	_	32	14
LDΦ2		no continuity		97	73	37	37	_	_	_	40	17
		not executed		1.4	1.1	0.55	0.55	_	_	_	0.56	0.23
AND\$>	executed	conti	nuity	80	60	30	30	_	_	_	33	14
	executed	no con	tinuity	96	72	36	36	_	_	_	39	17
		not executed		1.4	1.1	0.55	0.55	_	_	_	0.56	0.24
OR\$>	executed	conti	nuity	81	61	31	31	_	_	_	32	14
	EXECUTED	no con	tinuity	96	72	36	36	_		_	39	17
LD\$<=		continuity		97	73	37	37	_	_	_	40	17
∟ υφ<=		no continuity		81	61	31	31	_		_	32	14
		not executed		1.4	1.1	0.55	0.55	_	_	_	0.56	0.23
AND\$<=	avaavta -l	conti	nuity	96	72	36	36	_	_	_	39	17
	executed	no con	tinuity	81	61	31	31	_	_	_	32	14
		not executed		1.4	1.1	0.55	0.55	_	_	_	0.56	0.24
OR\$<=	executed	conti	nuity	97	73	37	37	_	_	_	40	17

			Processing time (μs)								
Instruction		Processing (Device)		QnA series	CPU module	es		Syste	m Q CPU mo	odules	
		(Device)	Q2A Q2AS	Q3A	Q4A QnASH	Q4AR	Q00J	Q00	Q01	Q2	QnH
LD\$<		continuity	81	61	31	31	_	_	_	32	14
LDΨ\		no continuity	97	73	37	37	_	_	_	40	17
	ı	not executed	1.4	1.1	0.55	0.55	_		_	0.56	0.23
AND\$<	executed	continuity	80	60	30	30	_	_	_	32	14
		no continuity	96	72	36	36	_	_	_	39	16
		not executed	1.4	1.1	0.55	0.55				0.56	0.24
OR\$<	executed	continuity	81	61	31	31	_	_	_	32	14
		no continuity	96 97	72 73	36 37	36 37	_	_	_	39 40	16 17
LD\$>=		continuity no continuity	81	61	31	31	_	_	_	32	14
		not executed	1.4	1.1	0.55	0.55				0.56	0.23
AND\$>=		continuity	96	72	36	36				39	16
ΛΙΝΟΨΖ-	executed	no continuity	81	61	31	31				32	14
		not executed	1.4	1.1	0.55	0.55			_	0.56	0.24
OR\$>=	<u> </u>	continuity	97	73	37	37	_	_	_	39	17
	executed	no continuity	80	60	30	30	_	_	_	32	14
BKCMP=		n = 1	120	90	45	45	130	105	97	48	21
BKCMP=P		n = 96	367	276	138	138	205	175	165	142	61
BKCMP<>		n = 1	123	92	46	46	130	105	98	48	21
BKCMP<>P		n = 96	346	260	130	130	210	180	165	150	65
BKCMP>		n = 1	123	92	96	96	130	105	97	48	21
BKCMP>P		n = 96	366	275	138	138	210	180	165	142	61
BKCMP>=		n = 1	121	91	46	46	130	105	98	48	21
BKCMP>=P		n = 96	386	290	145	145	205	175	165	150	65
BKCMP<		n = 1	121	91	96	96	130	105	98	48	21
BKCMP <p< td=""><td></td><td>n = 96</td><td>366</td><td>275</td><td>138</td><td>138</td><td>210</td><td>180</td><td>165</td><td>158</td><td>68</td></p<>		n = 96	366	275	138	138	210	180	165	158	68
BKCMP<=		n = 1	121	91	46	46	130	105	97	48	21
BKCMP<=P		n = 96	348	261	131	131	205	175	165	150	65
+ (s,d) +P (s,d)			2.4	1.8	0.9	0.9	1.0	0.80	0.50	0.39	0.17
+ (s1,s2,d) +P (s1,s2,d)			2.7	2.0	1.0	1.0	1.2	0.96	0.60	0.47	0.20
- (s,d) -P (s,d)			2.4	1.8	0.9	0.9	1.0	0.80	0.50	0.39	0.17
- (s1,s2,d) -P (s1,s2,d)			2.6	2.0	1.0	1.0	1.2	0.96	0.60	0.47	0.20
D+ (s,d) D+P (s,d)			2.8	2.1	1.1	1.1	1.3	1.04	0.65	0.71	.031
D+ (s1,s2,d) D+P (s1,s2,d)			3.2	2.4	1.2	1.2	1.5	1.2	0.75	0.79	0.34
D-(s,d) D-P(s,d)			2.8	2.1	1.1	1.1	1.3	1.04	0.65	0.71	0.30
D- (s1,s2,d) D-P (s1,s2,d)			3.2	2.4	1.2	1.2	1.5	1.2	0.75	0.79	0.34
x (s1,s2,d) xP (s1,s2,d)			2.8	2.1	1.1	1.1	1.1	0.88	0.55	0.47	0.20
/ (s1,s2,d) /P (s1,s2,d)			6.8	5.1	2.6	2.6	19	16	15	2.7	1.2

		Bdu					essing time				
Instruction		Processing (Device)		QnA series	CPU module	es		Syste	m Q CPU mo	dules	
		(20)	Q2A Q2AS	Q3A	Q4A QnASH	Q4AR	Q00J	Q00	Q01	Q2	QnH
Dx (s1,s2,d)											
DxP			20	15	7.5	7.5	41	34	31	7.9	3.4
(s1,s2,d) D/											
(s1,s2,d) D/P			36	27	13.5	13.5	28	23	21	14	6.1
(s1,s2,d)											
B+ (s,d) B+P (s,d)			5.5	4.1	2.1	2.1	34	28	26	2.2	1.0
B+											
(s1,s2,d) B+P			13	9.6	4.8	4.8	47	39	37	5.0	2.2
(s1,s2,d)											
B- (s,d) B-P (s,d)			5.2	3.9	2.0	2.0	34	28	26	2.0	0.9
B- (s1,s2,d)											
B-P			13	9.4	4.7	4.7	48	40	38	4.9	2.1
(s1,s2,d) DB+											
(s,d)			29	22	11	11	58	48	44	12	5.0
DB+P (s,d)											
DB+ (s1,s2,d)											
DB+P			32	24	12	12	60	49	46	12	5.3
(s1,s2,d) DB-											
(s,d) DB-P			29	22	11	11	59	48	45	11	4.8
(s,d)											
DB- (s1,s2,d)			00	04	40	40	00	F4	45	40	5.0
DB-P (s1,s2,d)			32	24	12	12	60	51	45	12	5.2
Вх											
(s1, s2, d) BxP			9.4	7.1	3.6	3.6	42	35	33	3.7	1.6
(s1, s2, d)											
B/ (s1, s2, d)			9.4	7.1	3.6	3.6	48	40	37	3.8	1.6
B/P (s1, s2, d)			9.4	7.1	3.0	3.0	40	40	31	3.0	1.0
DBx											
(s1, s2, d) DBxP			62	46	23	23	140	120	110	24	10
(s1, s2, d)											
DB/ (s1, s2, d)			69	52	26	26	83	69	65	27	12
DB/P (s1,s2,d)			09	32	20	20	00	03	00	21	12
E+	Single precision	s = 0, d = 0	54	40	20	35		_		1.8	0.78
(s, d)	Olligic precision	$s = 2^{127}, d = 2^{127}$	524	394	197					1.0	0.70
E+P (s, d)	Double precision	s = 0, d = 0 $s = 2^{127}, d = 2^{127}$	 -	<u> </u>	<u> </u>	_	_	_	_	203	87
E+	Single precision	s1 = 0, s2 = 0	54	40	20					2.4	1.1
(s1, s2, d)	Siligie precision	s1 = 2 ¹²⁷ , s2 = 2 ¹²⁷	524	394	197	35	_	_	_	2.4	1.1
E+P (s1, s2, d)	Double precision	s = 0, d = 0 $s = 2^{127}, d = 2^{127}$	<u> </u>	_	<u> </u>	_	_	_	_	209	90
E-	Cinale analisis	s = 0, d = 0	54	40	20					4.0	0.70
(s, d)	Single precision	$s = 2^{127}, d = 2^{127}$	515	387	194	35	_	_	_	1.8	0.78
E-P (s, d)	Double precision	s = 0, d = 0 $s = 2^{127}, d = 2^{127}$	_	_	_	_	_	_	_	202	87
(σ, α)		s = 2'-', d = 2'-'	_	_	_						

						Proc	essing time	(μ s)			
Instruction	F	Processing		QnA series	CPU module			-	em Q CPU mo	dules	
mat dedon		(Device)	Q2A Q2AS	Q3A	Q4A QnASH	Q4AR	Q00J	Q00	Q01	Q2	QnH
E-	Single precision	s1 = 0, s2 = 0	55	41	21	36			_	2.4	1.1
(s1, s2, d)	Olligic precision	s1 = 2 ¹²⁷ , s2 = 2 ¹²⁷	520	391	146	00				2.7	1.1
E-P (s1, s2, d)	Double precision	s = 0, d = 0		_		_	_	_	_	210	90
(S1, S2, U)		$s = 2^{127}, d = 2^{127}$		_	_	_					
Ex	Single precision	s1 = 0, s2= 0 s1 = 2 ¹²⁷ , s2 = 2 ¹²⁷	55 567	41 426	21 218	36	_		_	2.4	1.1
(s1, s2, d) ExP		s = 0, d = 0	- 30 <i>1</i>	420							
(s1, s2, d)	Double precision	$s = 2^{127}, d = 2^{127}$	_	_	_	_	_	_	_	222	96
E/		s1 = 0, s2 = 1	149	112	56						
(s1, s2, d)	Single precision	s1 = 2 ¹²⁷ , s2 = -2 ¹²⁶	1109	834	417	37	_		_	12	5.2
E/P	Double precision	s = 0, d = 0	_	_	_	_			_	369	159
(s1, s2, d)	Double precision	s1 = 2 ¹²⁷ , s2 = -2 ¹²⁶	_	_	_	_				309	109
\$+ (s, d) \$+P (s, d)			179	134	67	67	_	_	_	68	29
\$+ (s1, s2, d) \$+P (s1, s2, d)			206	155	78	78	_	_	_	81	35
INC INCP			1.9	1.4	0.7	0.7	0.70	0.56	0.35	0.32	0.14
DINC DINCP			2.3	1.7	0.9	0.9	0.90	0.72	0.45	0.47	0.20
DEC DECP			1.9	1.4	0.7	0.7	0.70	0.56	0.35	0.32	0.14
DDEC DDECP			2.3	1.7	0.9	0.9	0.90	0.72	0.45	0.47	0.20
BCD BCDP			2.7	2.0	1.0	1.0	20	16	15	1.1	0.48
DBCD DBCDP			7.9	5.9	3.0	3.0	26	21	20	3.2	1.4
BIN BINP			2.7	2.0	1.0	1.0	19	16	15	1.0	0.44
DBIN DBINP			4.8	3.6	1.8	1.8	22	18	17	1.9	0.82
	Single precision	s = 0	20	15	7.5	7.5		_	_	3.2	1.4
INT	Single precision	s = 32766.5	54	40	20	20				0.2	1.4
INTP	Double precision	s = 0	_	_	_	_	_	_	_	22	9.3
	<u> </u>	s = 32766.5		<u> </u>							
DINT	Single precision	s = 0 s = 1234567890.3	20 59	15 44	7.5 22	7.5 22	 	_	_	2.5	1.1
DINT DINTP		s = 1234307690.3 s = 0	- 39	44							
	Double precision	s = 1234567890.3	_	_	_	_	-	_	_	24	10
	Oingle cont.	s = 0	27	20	10	10				0.4	0.00
FLT	Single precision	s = 7FFF _H	55	41	21	21		_	_	2.1	0.92
FLTP	Double precision	s = 0	_	_	_	_	_	_	_	22	9.6
	Double probbion	s = 7FFF _H		_	_	_					5.0
	Single precision	s = 0	28	21	11	11	 	_	_	2.1	0.88
DFLT DFLTP	<u> </u>	s = 7FFFFFF _H	56	42	21	21					
DILIF	Double precision	s = 0 s = 7FFFFFF _H	+-	_	_	_	-	_	_	26	11
DBL DBLP			12	8.6	4.3	4.3	19	16	15	4.5	1.9
WORD WORDP			12	9.0	4.5	4.5	23	19	17	4.7	2.0

					Proc	essing time	(μ s)			
Instruction	Processing	(QnA series	CPU module	es		Syste	m Q CPU mo	dules	
	(Device)	Q2A Q2AS	Q3A	Q4A QnASH	Q4AR	Q00J	Q00	Q01	Q2	QnH
GRY GRYP		12	9.0	4.5	4.5	19	16	15	4.7	2.0
DGRY DGRYP		14	10	5.0	5.0	23	19	17	5.3	2.3
GBIN GBINP		46	34	17	17	52	42	40	18	7.7
DGBIN DGBINP		83	62	31	31	110	88	84	32	14
NEG NEGP		9.3	7	3.5	3.5	16	13	12	3.6	1.6
DNEG DNEGP		11	8.2	4.1	4.1	19	17	15	4.3	1.8
ENEG ENEGP		9.8	7.4	3.7	3.7	_	_	_	3.9	1.7
BKBCD	n=1	102	76	38	38	78	63	57	38	17
(s, d, n) BKBCDP (s, d, n)	n = 96	272	204	102	102	315	275	250	99	43
BKBIN	n = 1	102	76	38	38	74	61	57	38	17
(s, d, n) BKBINP (s, d, n)	n = 96	272	204	102	102	285	255	230	99	43
	s = D0, d = D1	0.7	0.5	0.3	0.3	0.70	0.56	0.35	0.24	0.10
MOV MOVP	s = D0, d = J1/W1	392 ¹ 391 ²	305 ¹ 299 ²	176 ¹ 165 ²	176 ¹ 165 ²	155	130	120	140	160
DMOV	s = K4X0, d = D1	2.4	1.8	0.9	0.9	0.90	0.72	0.45	0.47	0.20
DMOV DMOVP	s = K4X0, d = J1/W1	400 ¹ 395 ²	313 ¹ 301 ²	183 ¹ 167 ²	183 ¹ 167 ²	165	135	120	147	64
EMOV EMOVP		12	8.6	4.3	4.3	_	_	_	0.63	0.27
\$MOV \$MOVP		100	75	38	38	46 98	38 80	35 73	40	17
CML CMLP		2.0	1.5	0.8	0.8	0.70	0.56	0.35	0.40	0.17
DCML DCMLP		2.4	1.8	0.9	0.9	0.90	0.72	0.45	0.55	0.24
BMOV	n=1	43	32	16	16	27	21	20	17	7.1
(s, d, n) BMOVP (s, d, n)	n = 96	81	61	31	31	72	62	53	32	14
FMOV	n = 1	18	13	6.5	6.5	23	19	17	6.7	2.9
(s, d, n) FMOVP (s, d, n)	n = 96	36	27	14	14	48	41	36	14	6.1
XCH XCHP		3.1	2.3	1.2	1.2	7.6	6.3	5.7	1.3	0.54
DXCH DXCHP		3.1	2.3	1.2	1.2	9.5	8.0	7.1	1.3	0.54
BXCH	n=1	77	58	29	29	62	51	48	31	13
(d1, d2, n) BXCHP (d1, d2, n)	n = 96	213	160	80	80	165	140	125	84	36
SWAP SWAPP		9.2	6.9	3.5	3.5	17	14	13	3.7	1.6

¹ These are the processing times when a A38B/A1S38B main base is used in combination with an extension base.

² These processing times are for a A38HB/A1S38HB main base.

					Proc	essing time	(μ s)			
Instruction	Processing		QnA series	CPU module	es		Syste	em Q CPU mo	odules	
mon doubli	(Device)	Q2A Q2AS	Q3A	Q4A QnASH	Q4AR	Q00J	Q00	Q01	Q2	QnH
CJ		7.8	5.8	2.9	2.9	10	8.5	8.1	3.2	1.4
SCJ		7.8	5.8	2.9	2.9	10	8.5	8.1	3.2	1.4
JMP		8.0	6.0	3.0	3.0	11	8.5	8.1	3.2	1.4
GOEND		2.0	1.5	0.75	0.75	3.3	2.9	2.8	0.39	0.34
El		3.1	2.3	1.2	1.2	14	11	11	1.3	0.54
DI		2.3	1.7	0.9	0.9	13	12	11	0.95	0.41
IMASK		8.1	6.5	3.3	3.3	41	34	35	11	4.6
IRET		4.0	3.0	1.5	1.5	205	170	155	1.6	0.68
	s= X, n = 1	31.3	23.4	11.7	11.7	55	46	43	6.7	4.7
RFS	s = Y, n = 1	01.0	20.4	11.7	11.7	54	45	41	0.7	7.7
RFSP	s = X, n = 96	97.6	72.8	36.4	36.4	79	64	59	19	13
	s = Y, n =96	97.0	12.0	30.4	30.4	73	61	56	19	13
UDCNT1		42.6	31.8	15.9	15.9		_	_	15	6.5
UDCNT2		44.6	33.3	16.7	16		_	_	16	6.8
TTMR		25.9	19.3	9.7	9.7		_	_	10	4.4
STMR		41.7	31.1	15.6	15.6	_	_	_	20	7.1
ROTC		66.1	49.3	24.7	24.7	_	_	_	26	11
RAMP		45.4	33.9	17.0	17.0	_	_	_	18	7.7
SPD		48.9	36.5	18.3	18.3	_	_	_	19	8.3
PLSY		26.9	20.1	10.1	10.1	_	_	_	10	4.5
PWM		32.8	24.5	12.3	12.3	_	_	_	9.1	3.9
MTR		29.2	21.8	10.9	10.9	_	_	_	11	4.9
WAND (s, d) WANDP (s, d)		2.4	1.8	0.9	0.9	1.0	0.80	0.50	0.39	0.17
WAND (s1, s2, d) WANDP (s1, s2, d)		9.5	7.1	3.6	3.6	1.2	0.96	0.60	0.47	0.20
DAND (s, d) DANDP (s, d)		3.0	2.3	1.2	1.2	1.3	1.04	0.65	0.71	0.31
DAND (s1, s2, d) DANDP (s1, s2, d)		19	14	7,0	7.0	1.5	1.2	0.75	0.79	0.34
BKAND	n = 1	89	67	34	34	110	87	79	36	16
(s1, s2, d, n) BKANDP (s1, s2, d, n)	n = 96	184	138	69	69	185	155	140	74	32
WOR (s, d) WORP (s, d)		2.4	1.8	0.9	0.9	1.0	0.80	0.50	0.40	0.17
WOR (s1, s2, d) WORP (s1, s2, d)		9.5	7.1	3.6	3.6	1.2	0.96	0.60	0.47	0.20
DOR (s, d) DORP (s, d)		3.0	2.3	1.2	1.2	1.3	1.04	0.65	0.71	0.31
DOR (s1, s2, d) DORP (s1, s2, d)		19	14	7.0	7.0	1.5	1.2	0.75	0.79	0.34
BKOR	n = 1	89	67	34	34	110	87	81	36	16
(s1, s2, d, n) BKORP (s1, s2, d, n)	n = 96	184	138	69	69	185	155	140	74	32

					Proc	essing time	(μ s)			
Instruction	Processing (Device)		QnA series	CPU module	es		Syste	m Q CPU mo	dules	
	(201100)	Q2A Q2AS	Q3A	Q4A QnASH	Q4AR	Q00J	Q00	Q01	Q2	QnH
WXOR (s, d) WXORP (s, d)		2.4	1.8	0.9	0.9	1.0	0.80	0.50	0.39	0.17
WXOR (s1, s2, d) WXORP (s1, s2, d)		17.2	7.1	3.6	3.6	1.2	0.96	0.60	0.47	0.20
DXOR (s, d) DXORP (s, d)		3.0	2.3	1.2	1.2	1.3	1.04	0.65	0.71	0.31
DXOR (s1, s2, d) DXORP (s1, s2, d)		19	14	7.0	7.0	1.5	1.2	0.75	0.79	0.34
BKXOR (s1, s2, d, n)	n = 1	89	67	34	34	110	87	81	36	16
BKXORP (s1, s2, d, n)	n = 96	184	138	69	69	183	155	140	74	32
WXNR (s, d) WXNRP (s, d)		2.4	1.8	0.9	0.9	1.0	0.80	0.50	0.40	0.17
WXNR (s1, s2, d) WXNRP (s1, s2, d)		9.5	7.1	3.6	3.6	1.2	0.96	0.60	0.47	0.20
DXNR (s,d) DXNRP (s,d)		3.0	2.3	1.2	1.2	1.3	1.04	0.65	0.71	0.31
DXNR (s1,s2,d) DXNRP (s1,s2,d)		24	18	9	9	1.5	1.2	0.75	0.79	0.34
BKXNR (s1, s2, d, n)	n = 1	89	67	34	34	110	87	82	36	16
BKXNR (s1, s2, d, n)	n = 96	184	138	69	69	185	155	140	74	32
ROR (d, n)	n = 1	5.0	3.8	1.9	1.9	13	11	9.7	2.0	0.85
RORP (d, n)	n = 15	5.0	3.8	1.9	1.9	13	11	9.7	2.0	0.85
RCR (d, n)	n = 1	4.0	3.0	1.5	1.5	15	12	12	1.6	0.68
RCRP (d, n)	n = 15	4.0	3.0	1.5	1.5	15	13	12	1.6	0.68
ROL (d, n)	n = 1	5.0	3.8	1.9	1.9	13	11	10	2.0	0.85
ROLP (d, n)	n = 15	5.0	3.8	1.9	1.9	13	11	10	2.0	0.85
RCL (d, n)	n = 1	4.0	3.0	1.5	1.5	15	13	12	1.6	0.68
RCLP (d, n)	n = 15	4.0	3.0	1.5	1.5	16	13	12	1.6	0.68
DROR (d, n)	n = 1	9.8	7.4	3.7	3.7	15	12	12	3.9	1.7
DRORP (d, n)	n = 31	10	7.8	3.9	3.9	15	13	12	4.0	1.7
DRCR (d, n)	n = 1	11	8.1	4.1	4.1	17	14	14	4.3	1.8
DRCRP (d, n)	n = 31	11	8.3	4.2	4.2	18	16	15	4.3	1.9

						Proc	essing time	(μ s)			
Instruction		Processing		QnA series	CPU module	es		Syste	m Q CPU mo	dules	
		(Device)	Q2A Q2AS	Q3A	Q4A QnASH	Q4AR	Q00J	Q00	Q01	Q2	QnH
DROL		n = 1	9.8	7.4	3.7	3.7	14	13	12	3.9	1.7
(d, n) DROLP (d, n)		n = 31	10	7.8	3.9	3.9	14	13	12	4.0	1.7
DRCL		n = 1	11	8.1	4.1	4.1	18	15	14	4.3	1.8
(d, n) DRCLP (d, n)		n = 31	11	8.3	4.2	4.2	20	17	16	4.3	1.9
SFR		n = 1	4.4	3.3	1.7	1.7	13	10	9.7	1.7	0.75
(d, n) SFRP (d, n)		n = 15	5.0	3.8	1.9	1.9	13	11	9.5	2.0	0.85
SFL		n = 1	4.4	3.3	1.7	1.7	12	10	9.5	1.7	0.75
(d, n) SFLP (d, n)		n = 15	5.0	3.8	1.9	1.9	12	9.8	9.5	2.0	0.85
BSFLR		n = 1	51	38	19	19	42	35	33	20	8.6
(d, n) BSFLRP (d, n)		n = 96	60	45	23	23	69	58	54	24	10
BSFL	n = 1		49	37	19	19	41	34	32	20	8.5
(d, n) BSFLP (d, n)		n = 96	58	44	22	22	63	53	50	23	10
DSFR		n = 1	3.6	2.6	1.3	1.3	19	16	15	1.3	0.58
(d, n) DSFRP (d, n)		n = 96	63	47	24	24	71	61	53	25	11
DSFL		n = 1	3.6	2.6	1.3	1.3	19	16	15	1.3	0.58
(d, n) DSFLP (d, n)		n = 96	65	49	25	25	70	60	52	26	11
BSET		n = 1	20	15	7.5	7.5	27	22	20	7.6	3.3
(d, n) BSETP (d, n)		n = 15	20	15	7.5	7.5	27	22	20	7.6	3.3
BRST		n = 1	20	15	7.5	7.5	27	22	21	7.6	3.3
(d, n) BRSTP (d, n)		n = 15	20	15	7.5	7.5	27	22	21	7.6	3.3
TEST (s1, s2, d) TESTP (s1, s2, d)			21	16	8.0	8.0	35	30	27	8.2	3.5
DTEST (s1, s2, d) DTESTP (s1, s2, d)			24	18	9.0	9.0	37	31	28	9.2	3.9
BKRST		n = 1	45	34	17	17	49	41	38	18	7.8
(s, n) BKRST (s, n)		n = 96	49	37	19	19	64	54	50	19	8.2
SER	n - 1	match	58	44	22	22	56	54	42	22	9.6
(s1, s2, d, n)	n = 1 no match		57	43	21	21	56	54	42	21	8.9
SERP (s1, s2, d, n)	n = 96 match		293	220	110	110	280	240	220	115	49
	no match		340 61	256 46	128 23	128 23	280 71	240 67	220 53	133 23	57 9.9
DSER (s1, s2, d, n)	n = 1 match no match		58	44	22	22	71	67	54	23	9.7
DSERP	n - 06	match	354	266	133	133	495	415	375	142	61
(s1, s2, d, n)	n = 96	no match	354	266	133	133	500	415	375	132	57
SUM SUMP		s = 0 s = FFFF _H	9.8	7.4	3.7	3.7	32 27	26 22	25 21	3.9	1.7
DSUM		s = 0	12	9.0	4.5	4.5	54	44	42	4.7	2.0
DSUMP		s = FFFFFFFF _H	31	23	12	12	54	44	42	12	5.0

						Proc	essing time	(μ s)			
Instruction	Processing (Parrier)			QnA series	CPU module	es		Syste	m Q CPU mo	dules	
	(Device)		Q2A Q2AS	Q3A	Q4A QnASH	Q4AR	Q00J	Q00	Q01	Q2	QnH
DECO (s, d, n)	n = 2		48	36	18	18	60	50	46	20	8.6
DECOP (s, d, n)	n = 8		62	47	24	24	80	65	61	27	12
ENCO	n = 2	M1 = ON	52	39	20	20	66	55	51	21	9.1
(s, d, n)	11-2	M4 = ON	52	39	20	20	66	54	51	21	9.1
ENCOP (s, d, n)	n = 8	M1 = ON	65	49	25	25	90	76	71	28	12
		M256 = ON	65	49	25	25	76	74	71	26	11
SEG SEGP			3.2	2.4	1.2	1.2	8.0	6.8	6.1	1.3	0.54
DIS (s, d, n)	n=1		46	34	17	17	47	39	36	18	7.7
DISP (s, d, n)	n = 4		51	38	19	19	53	43	40	19	8.3
UNI	n = 1		53	40	20	20	54	44	41	21	8.9
(s, d, n) UNIP (s, d, n)	n = 4		57	43	22	22	60	49	46	23	9.7
NDIS (s1, d, s2) NDISP (s1, d, s2)			104	78	39	39	92	76	38	41	18
NUNI (s1, d, s2) NUNIP (s1, d, s2)			105	79	40	40	47	39	36	42	18
WTOB	n = 1		125	94	47	47	56	46	42	47	20
(s, d, n) WTOBP (s, d, n)	n = 96		257	193	97	97	190	155	145	99	43
BTOW	n = 1		121	91	46	46	56	46	42	45	19
(s, d, n) BTOWP (s, d, n)	n = 96		233	175	88	88	190	155	145	89	38
MAX	n = 1		43	32	16	16	48	40	36	17	7.1
(s, d, n) MAXP (s, d, n)	n = 96		318	239	120	120	300	240	235	136	59
MIN	n = 1		43	32	16	16	48	40	36	17	7.1
(s, d, n) MINP (s, d, n)	n = 96		436	326	163	163	300	240	235	159	69
DMAX	n = 1		71	53	27	27	52	43	39	27	12
(s, d, n) DMAXP (s, d, n)	n = 96		427	321	161	161	600	490	460	181	78
DMIN	n = 1		71	53	27	27	52	43	39	27	12
(s, d, n) DMINP (s, d, n)	n = 96		268	201	101	101	585	475	445	112	48
SORT	n = 1		43	32	16	16	66	55	50	16	7.1
(s1, n, s2, d1, d2)	n = 96		40*	30*	15*	15*	105	86	80	14	6.2
DSORT	n = 1		44	33	17	17	98	57	52	17	7.1
(s1, n, s2, d1, d2)	n = 96		43*	32*	16*	16*	115	96	88	16	6.8
* Indicates exte	ension of scan time when instruction	is completed									
WSUM (s, d, n)	n = 1		41.5	31.1	15.6	15.6	52	43	40	16.4	7.1
WSUMP (s, d, n)	n = 96		173.2	129.9	65	65	175	140	135	68.4	29.5
DWSUM (s, d, n)	n = 1		47.9	35.9	18	18	61	51	46	18.9	8.2
DWSUMP (s, d, n)	n = 96		330	247.5	123.8	123.8	515	420	395	130.4	56.1
FOR	n = 0		5.2	3.9	2.0	2.0	11	8.9	8.1	2.3	1.0
NEXT			8.0	6.0	3.0	3.0	8.8	7.3	6.8	3.3	1.4

		Processing time (μs) QnA series CPU modules System Q CPU modules									
Instruction	Processing		QnA series	CPU module	es		Syste	em Q CPU mo	dules		
monuon	(Device)	Q2A Q2AS	Q3A	Q4A QnASH	Q4AR	Q00J	Q00	Q01	Q2	QnH	
BREAK BREAKP		26	19	9.5	9.5	37	30	28	11	4.6	
CALL (pn)	internal file pointer	5.1	3.8	1.9	1.9	17	14	10	2.1	0.88	
CALLP (pn)	common file pointer	85	64	32	32	17	14	13	33	14	
CALL (pn s1 bis s5) CALLP (pn s1 bis s5)		348	261	131	131	245	200	190	135	58	
	Return to origin program	7.5	5.6	2.8	2.8	16	13	12	2.9	1.3	
RET -	Retrurn to other program	51	38	19	19	_		_	20	8.5	
FCALL	internal file pointer	8.8	6.6	3.3	3.3				3.6	1.6	
(pn) FCALLP (pn)	Common file pointer	48	36	18	18	29	24	22	20	8.7	
FCALL (pn S1 bis S5) FCALLP (pn S1 bis S5)		388	254	127	127	250	205	190	134	57	
ECALL (pn) ECALLP (pn)		187	140	70	70	_	_	_	77	33	
ECALL (pn S1 bis S5) ECALLP (pn S1 bis S5)		515	387	144	144	_	_	_	162	70	
EFCALL (pn) EFCALLP (pn)		188	141	71	71	_	_	_	78	34	
EFCALL (pn S1 bis S5) EFCALLP (pn S1 bis S5)		516	388	194	194	_	_	_	200	86	
COM		137	103	52	52	110	77	72	55	16	
IX		31	23	12	12	65	54	51	12	5.2	
IXEND		12	8.9	4.5	4.5	30	26	25	4.7	2.0	
IXDEV	number of contacts: 1	127	95	46	46	145	120	110	48	21	
INDLV	number of contacts: 14	238	179	85	85	770	630	585	93	40	
IXSET	number of contacts: 1	127	95	46	46	145	120	110	48	21	
	number of contacts: 14	238	179	85	85	770	630	585	93	40	
FIFW FIFWP	number of data points: 1	27	20	10	10	36	32	28	11	4.5	
	number of data points: 96	0.4	٥٢	40	40	45	44	00	40	F.0	
FIFR FIFRP	number of data points: 1	34	25 F0	13	13	45	41	36	13	5.6	
	number of data points: 96 number of data points: 1	79	59	30	30	93	82	70	32	14	
FPOP FPOPP	number of data points: 1	46	34	17	17	40	37	32	16	7.0	
FINS	number of data points: 1	48	36	18	18	53	44	38	20	8.4	
FINSP	number of data points: 96	96	72	36	36	100	89	76	36	15	
FDEL	number of data points: 1	47	35	18	18	60	50	43	19	7.5	
FDELP	number of data points: 96	97	73	37	37	110	95	82	39	15	
	1 character	83	62	31	31				33	11	
PR	SM701 ON 32 character	123	92	46	46	_	_	_	48	18	
	SM701 OFF	54	40	20	20				21	7.8	
PRC		400	301	151	151	_	_	_	181	16	
LED	displayed	223	167	84	84	_	_	_	_		
LED	display completed	79	59	30	30						
LEDC	displayed	559	420	210	210						
LLDO	display completed	413	310	155	155						

						Proc	essing time	(μ s)			
Instruction	Proce		(QnA series	CPU module	es		Syste	m Q CPU mo	dules	
mon doubli	(Dev	rice)	Q2A Q2AS	Q3A	Q4A QnASH	Q4AR	Q00J	Q00	Q01	Q2	QnH
LEDR	no display —		18	13	6.5	6.5				0.40	0.17
LLDN	Execute LED instruc	ction → no display	205	154	77	77				103	44
CHKST			15	11	5.5	5.5	_	_	_	5.8	2.5
CHK	1 input contact	no error at contact 1	61	46	23	23				24	10
(Fehler- kontrolle)	150 input contacts	no error at contact 150	4232	3182	1591	1591	_	_	_	1676	721
,	100 input contacto	no error at contact 1	224	168	84	84				88	38
CHKCIR	10 failure ch	neck circuits	15	11	5.5	5.5	_	_	_	5.8	2.5
	all interna		2399	1804	902	902	1				
SLT	file registe		7254	5454	2727	2727	_	_	_	_	_
	completion of	SLT instruction	15	11	5.5	5.5					
SLTR			1.1	0.8	0.4	0.4		_	_		_
STRA	Sta		47	35	18	18	↓ _	_	_	_	_
	completion of S	TRA instruction	15	11	5.5	5.5					
STRAR			1.1	0.8	0.4	0.4	_	_	_	_	_
PTRA			15	11	5.5	5.5	_	_	_	_	_
PTRAR			15	11	5.5	5.5		_	_		_
PTRAEXE	instruction	execution	1.6	1.2	0.6	0.6	_	_	_	_	_
PTRAEXEP	progran	n trace	169	127	64	64					
BINDA	S =		40	30	15	15	_	_	_	15	6.7
BINDAP	s = -3		60	45	23	23				24	10
DBINDA	S =	=1	63	47	44	44	_			43	18
DBINDAP	s = -214	7483648	217	163	82	82				86	37
BINHA	S =		46	34	17	17	_			18	7.7
BINHAP	s = F	FFF _H	48	36	18	18				19	8.2
DBINHA	S =		59	44	22	22	_			23	10
DBINHAP	s = FFF	FFFFF _H	62	46	23	23				24	10
BCDDA	S =	=1	58	43	22	22				23	9.8
BCDDAP	s = 9	9999	54	40	20	20				21	8.9
DBCDDA	S =	=1	61	46	23	23	_			22	9.5
DBCDDAP	s = 999		75	56	28	28				29	13
DABIN	S =		133	100	50	50	_	_	_	57	25
DABINP	s = -3	32768	145	109	55	55				58	28
DDABIN	S =	=1	241	181	91	91	_			92	40
DDABINP	s = -214	7483648	268	201	101	101				106	46
HABIN	S =		32	24	12	12	_			13	5.8
HABINP	s = F	FFF _H	38	28	14	14				15	6.4
DHABIN	S =		54	40	20	20	_	_	_	22	9.5
DHABINP	s = FFF	**	63	47	24	24				25	11
DABCD	S =		36	27	14	14	_	_	_	16	6.9
DABCDP	S = S		42	31	16	16				17	7.2
DDABCD	S =		63	47	24	24	 _	_	_	25	11
DDABCDP	s = 999	999999	75	56	28	28				29	13
COMRD COMRDP			36	27	14	14	_	_	_	40	16
LEN	1 chai		48	36	18	18	↓		_	18	8.0
LENP	96 cha	racters	229	172	86	86				86	37
STR STRP			132	99	50	50	_	_	_	53	23
DSTR DSTRP			285	214	107	107	_		_	123	53
VAL VALP			258	194	97	97				95	41
DVAL DVALP			402	302	151	151	_	_	_	166	72

		Processing (Dougle)					Proc	essing time	(μ s)			
Instruction	F	Processing			QnA series	CPU module	es		Syste	em Q CPU mo	odules	
moduom		(Device)		Q2A Q2AS	Q3A	Q4A QnASH	Q4AR	Q00J	Q00	Q01	Q2	QnH
ESTR ESTRP				1337	1005	503	503	_	_	_	564	243
EVAL	floati	ing point format		242	182	91	91				100	43
EVALP	expo	onential format		306	230	115	115	† —		_	127	55
ASC		n = 1		164	123	62	62				64	28
(s, d, n) ASCP (s, d, n)		n = 96		780	586	293	293	_	_	_	289	125
HEX		n = 1		161	121	61	61				60	26
(s, d, n) HEXP (s, d, n)		n = 96		826	621	311	311	_	_	_	343	148
RIGHT		n = 1		131	98	49	49				49	21
(s, d, n)								<u> </u>		_		
RIGHTP (s, d, n)		n = 96		354	266	133	133				131	56
LEFT		n = 1		129	97	49	49	_	_	_	50	21
(s, d, n) LEFTP (s, d, n)		n = 96		354	266	133	133	_	_	_	131	56
MIDR MIDRP				141	106	53	53	_	_	_	53	23
MIDW MIDWP				341	256	128	128	_	_	_	128	55
INSTR		no match		156	117	59	59				58	25
INSTR	match	match				53	53] —	_	_	55	24
	maton		finals	155	116	58	58				58	25
EMOD EMODP				1313	987	494	494	_	_	_	527	227
EREXP EREXPP				4423	3325	1663	1663	_	_	_	1656	713
SIN		ngle precision		4921	3700	1850	35	!	_	_	115	50
SINP		uble precision			4050		-				1945	837
COS		ngle precision uble precision		6462	4858	2429	35	 		_	122 2618	53 1127
TAN		ngle precision		6515	4898	2449	38				123	53
TANP		uble precision					_	 		_	2618	1127
ASIN		ngle precision		890	669	335	44				111	48
ASINP		uble precision		_	_	_	_	 			2491	1072
ACOS	sin	ngle precision		801	602	301	44				115	49
ACOSP	dou	uble precision		_	_	_	<u> </u>	1 —	_	_	2367	1019
ATAN		ngle precision		7818	5878	2939	39		_		157	68
ATANP		uble precision		_		_					3140	1352
RAD		ngle precision		465	349	175	31	_			17	7.2
RADP		uble precision		<u> </u>	_	<u> </u>					24	10
DEG DEGP		ngle precision		492	369	185	31	 		_	17	7.2
		uble precision			3398	1699					23 28	9.9 12
SQR SQRP		ngle precision		4520	2390	1099	39	 	_	-	1812	780
	double precision s = -10		5871	4414	2207					-		
EXP	single precision $s = 1$		5950	4474	2237	37				129	56	
EXPP		S = -			_	_	_	-	_	_	_	_
	double precision s = 1		_	_	_	_				2386	1026	
	single precision		1191	896	448	- 37				113	49	
LOG	single precision s = 10			6839	5142	2571	31	_	_	_		_
LOGP	double precision			_	_		_				2146	924
RND	s = 10			10	7.5	2.0	2.0				2.0	1.7
RNDP				10	7.5	3.8	3.8				3.9	1.7

		Processing time (μs) QnA series CPU modules System Q CPU modules									
Instruction	Processing (Device)		QnA series		es		Syste	m Q CPU mo	dules		
	(Device)	Q2A Q2AS	Q3A	Q4A QnASH	Q4AR	Q00J	Q00	Q01	Q2	QnH	
SRND SRNDP		8.8	6.6	3.3	3.3	_	_	_	3.5	1.5	
BSQR	s = 0	16	12	6.0	6.0		_	_	6.2	2.7	
BSQRP	s = 9999	97	73	37	37				38	16	
BDSQR	s = 0	17	13	6.5	6.5	_		_	6.2	2.7	
BDSQRP	s = 99999999	88	66	33	33				38	16	
BSIN BSINP		30	22	11	11	_	_	_	12	5.1	
BCOS BCOSP		32	24	12	12	_	_	_	12	5.2	
BTAN BTANP		30	22	11	11	_	_	_	12	5.2	
BASIN BASINP		52	39	20	20	_	_	_	20	8.7	
BACOS BACOSP		53	40	20	20	_	_	_	21	9.0	
Batan Batanp		56	42	21	21	_		_	22	9.6	
LIMIT LIMITP		24	18	9.0	9.0	34	28	26	10	4.3	
DLIMIT DLIMITP		28	21	11	11	41	34	30	11	4.7	
BAND BANDP		24	18	9.0	9.0	33	28	25	9.8	4.2	
DBAND DBANDP		28	21	11	11	40	34	30	11	4.9	
ZONE ZONEP		24	18	9.0	9.0	31	25	24	9.1	3.9	
DZONE DZONEP		28	21	11	11	37	29	28	11	4.6	
RSET RSETP		19	14	7.0	7.0	_	18	16	6.8	2.9	
QDRSET QDRSETP		322	242	121	121	_	_	_	205	88	
QCDSET QCDSETP		218	164	82	82	_	_	_	147	63	
DATERD DATERDP		36	27	14	14	30	25	23	13	5.5	
DATEWR DATEWRP		42	31	16	16	69	57	54	15	6.4	
DATE+	no digit increase	60	45	23	23	47	39	36	13	5.4	
DATE+P	digit increase	60	45	23	23	50	42	38	13	5.4	
DATE-	no digit increase	59	44	22	22	47	40	36	12	5.2	
DATE-P SECOND	digit increase	60	45	23	23	50	42	38	12	5.2	
SECONDP		27	20	10	10	28	24	22	10	4.5	
HOUR HOURP		31	23	12	12	38	32	29	12	5.2	
MSG	1 character 32 characters	7.2 7.4	5.4 5.6	2.7	2.7 2.8	-	_	_	3.0	1.3	
	initial time	51	38	19	19				20	8.6	
PKEY	no acceptance	48	36	18	18	_	_	_	19	8.2	
PSTOP PSTOPP		122	92	46	46	_	_	_	79	34	
POFF POFFP		120	90	45	45	_	_	_	79	34	
PSCAN PSCANP		122	92	46	46	_	_	_	75	32	

					Proc	essing time	e (μ s)			
Instruction	Processing		QnA series	CPU module				em Q CPU mo	odules	
moduodon	(Device)	Q2A Q2AS	Q3A	Q4A QnASH	Q4AR	Q00J	Q00	Q01	Q2	QnH
PLOW PLOWP		124	93	47	47	_	_	_	80	34
WDT WDTP		12	8.7	4.4	4.4	18	15	14	5.9	2.6
DUTY		1.6	1.2	0.6	0.6	41	36	32	9.3	4.0
ZRRDB ZRRDBP		19	14	6.9	6.9	_	24	22	7.9	3.4
ZRWRB ZRWRBP		21	16	7.8	7.8	_	27	24	9.4	4.0
ADRSET ADRSETP		13	9.3	4.7	4.7	23	19	18	4.9	2.1
KEY		43.4	32.4	16.2	16.2	_	_	_	17	7.3
ZPUSH ZPUSHP		27.6	20.6	10.3	10.3	38	33	30	11	4.7
ZPOP ZPOPP		12.7	9.5	4.8	4.8	37	31	29	5.1	2.2
EPROMWR EPROMWRP		62.6	46.7	23.4	23.4	_	_	_	_	_
ZCOM		4296.6	3206.4	1603.2	1603.2	105	82	80	691	289
READ		770.6	575.1	287.6	287.6		_	_	554	260
SREAD		858.9	641.0	320.5	320.5		_	_	588	278
WRITE		791.9	591.0	295.5	295.5		_	_	582	273
SWRITE		848.6	633.3	316.6	316.6	_	_	_	625	295
SEND		575.7	429.6	214.8	214.8	_	_	_	_	_
RECV		375.9	280.5	140.3	140.3	_	_	_	_	_
REQ		527.4	393.6	196.8	196.8		_	_	_	_
ZNFR		982.1	732.9	366.5	366.5	_	_	_	_	_
ZNTO		989.3	738.3	369.2	369.2	_	_	_	_	_
71100	MELSECNET/10	598.6	446.7	223.4	223.4	_	_	_	_	_
ZNRD	MELSECNET (II)	649.2	484.5	242.3	242.3		_	_	_	_
71114/0	MELSECNET/10	614.3	458.4	229.2	229.2		_	_	_	_
ZNWR	MELSECNET (II)	665.6	496.7	248.4	248.4		_	_	_	_
RFRP		590.9	441.0	220.5	220.5		_	_	_	_
RTOP		588.8	439.4	219.7	219.7	_	_	_	_	_
S.STMODE		_	_	_	22.6	_	_	_	_	_
S.CGMODE		_	_	_	19.4	_	_	_	_	_
S.TRUCK		_	_	_	43.7	_	_	_	_	_
S.SPREF -	Buffer memory head adress = 0 (when A68AD is use	ed) —	_	_	407.1	_	_	_	_	_
J.JFNEF	Buffer memory head adress = 0 (when A68DA is us	ed) —	_	_	331.4	_	_	_	_	_
UNIRD -	n = 1					96	80	74	79	34
UNIND	n = 16				_	440	370	340	13	04
TRACE -	Start		_	_	_	_	_	_	176	76
	completion of the TRACE instruction								6.3	2.7
TRACER				_	_	_	_	_	19	8.2
FWRITE				_	_	_		_	84	36
FREAD			_	_	_			_	79	34
PLOADP			_	_	_		_	_	58	25
PUNLOADP			 -	<u> </u>					272	117
PSWAPP	1	–	 -	_	_	_		_	308	133
RBMOV	Übertragungszeit 1 W		_	_	_	_	_	_	69	29
	1000	vvorte							580	308

							Proc	essing time	(μ s)			
Instruction		rocessing		(QnA series (CPU module	es		Syste	m Q CPU mo	dules	
		(Device)		Q2A Q2AS	Q3A	Q4A QnASH	Q4AR	Q00J	Q00	Q01	Q2	QnH
	With automatic refresh of	Refresh range (0.5 k words fo	= 2 k words or each CPU)								720	660
COM ¹	CPU shared memory	(1 k Worte für jede CPU			_		_	_	_	_	860	730
	Without automatic refresh of CPU shared memory										43	20
	Read from shared memo-	Read from shared memo-									59	29
	ry of another CPU	n3 = 1	1000								530	500
			main base unit								51	24
FROM ¹	Read from buffer memory	n3 = 1	extension base unit	_	_		_	_	_	_	54	27
	of an special function module ²		main base unit								540	480
		n3 = 1000	extension base unit								1100	1050
S.TO	s2 = 1										74	33
3.10	s2 = 256										126	54

When the instruction is executed from several CPUs of a multi-CPU simultaneously, the processing time will be increased. The following formula is used to calculate the instruction processing time increase. For a system which consists of a base unit only: Instruction processing time increase [μ s] = 0,54 x (number od points processed) x (number of CPU modules)

For a system which consists of a base unit only and extension base units:

Instruction processing time increase [µs] = 1,30 x (number od points processed) x (number of CPU modules)

The instruction processing time for special function modules under control of the CPU which is executing the instruction is identical to the instruction processing time for special function modules under control of another CPU of the multi-CPU system.

					Proc	essing time	(μ s)			
Instruction	Processing		QnA series	CPU modul	е		Syste	em Q CPU mo	odule	
iliou dedoii	(Device)	Q2A	Q3A	Q4A QnASH	Q4AR	Q00J	Q00	Q01	Q2	QnH
		253 ¹	217 ¹	160 ¹	160 ¹	_	_	_	_	_
FROM	n3 = 1	252 ²	210 ²	154 ²	154 ²	_	_	_	_	_
(n1, n2, d, n3)		_	_	_	_	125 ³	105 ³	93 ³	47 ⁴	22 ⁴
FROMP		4514 ¹	4286 ¹	4150 ¹	4150 ¹	_	_	_	_	_
(n1, n2, d, n3)	n3 = 1000	2855 ²	2127 ²	2038 ²	2038 ²	_	_	_	_	_
		_	_	_	_	740 ³	695 ³	685 ³	476 ⁴	437 ⁴
		260 ¹	221 ¹	165 ¹	165 ¹	_	_	_	_	_
DFRO	n3 = 1	257 ²	214 ²	156 ²	156 ²	_	_	_		_
(n1, n2, d, n3)		_	_	_	_	130 ³	110 ³	100 ³	51 ⁴	24 ⁴
DFROP (14 10 10 10 10 10 10 10 10 10 10 10 10 10		4543 ¹	4271 ¹	4082 ¹	4082 ¹	_	_	_	_	_
(n1, n2, d, n3)	n3 = 500	2883 ²	2129 ²	2064 ²	2064 ²	_	_	_	_	_
		_	_	_	_	745 ³	695 ³	675 ³	478 ⁴	437 ⁴
		276 ¹	217 ¹	162 ¹	162 ¹	_		_	1	_
TO	n3 = 1	254 ²	211 ²	154 ²	154 ²	_	_	_	_	_
(n1, n2, d, n3) TOP		_		_	_	120 ³	105 ³	92 ³	48 ⁴	20 ⁴
(n1, n2, d, n3)		4500 ¹	4319 ¹	4188 ¹	4188 ¹	_	_	_	_	_
	n3 = 1000	2878 ²	2155 ²	2043 ²	2043 ²	_	_	_	_	_
		_	_	_	_	735 ³	680 ³	645 ³	479 ⁴	412 ⁴
		260 ¹	221 ¹	165 ¹	165 ¹	_	_	_	_	_
DTO	n3 = 1	257 ²	216 ²	157 ²	157 ²	_	_	_	_	_
(n1, n2, d, n3)		_	_	_	_	130 ³	110 ³	99 ³	50 ⁴	23 ⁴
DTOP		4471 ¹	4315 ¹	4198 ¹	4198 ¹	_	_	_	_	_
(n1, n2, d, n3)	n3 = 500	2819 ²	2172 ²	2062 ²	2062 ²	_	_	_	_	_
		_	_	_	_	740 ³	680 ³	640 ³	457 ⁴	416 ⁴

¹ These are the processing times when a A38B/A1S38B main base is used in combination with an extension base. ² These processing times are for a A38HB/A1S38HB main base.

The instruction processing time depends on the type of extension base used, the number of slots at the base unit and the number of modules actually installed.

These processing times are for a Q312B main base unit and the QJ71C24 installed at slot 0.

A.2.2 Processing times of the A series CPUs

The processing time of an instruction depends on the applied processing mode for the input and output signals:

- Direct I/O control mode = ○
- Refresh I/O control mode = ①

								Processin	g time (µs)		
				Processing		Α		AnN, AnS	· · · · · · · · · · · · · · · · · · ·	A2A, A2AS	A3A
Instruction				(Devices)		0	00	(\supset	\otimes	\otimes
								no X, Y	with X, Y		
LD											
LDI				Χ		2.3	1.0	2	.3	0.2	0.15
AND											
ANI	4		V.1	W.L. D. E.T.O.		4.0	4.0		٥	0.0	0.45
OR ORI	1		Υ, Ι	M, L, B, F, T, C		1.3	1.0	1	.0	0.2	0.15
ANB											
ORB	1										
MPS	1					1.3	1.0	1	.0	0.2	0.15
MRD											
MPP											
	Υ			not changed		2.3	1.0	2	.3	0.4	0.3
	1			changed (OFF/ON)		2.3	1.0	2	.3	0.4	0.3
	M (excl.			not changed		1.3	1.0	1	.0	0.4	0.3
	special M)			changed (OFF/ON)		1.3	1.0	1	.0	0.4	0.3
				special M			37	3	37	0.8	0.6
	_			not executed		66	AnN: 61 AnS: 62	6	51	6.6	5.0
	F	exec	cuted	displayed display completed		700	AnN: 633 AnS: 270		: 633 : 267	99	74
0.17			Exe	ecution time of instruction		1.3	1.0		.0	0.4	0.3
OUT		БÜ		not executed		1.3	0		0	0.23	0.18
	Т	END processing executed	,	after time out		15	11	1	1	4.5	3.3
		:ND proce		added	K	30	24	2	24	7.7	5.7
					D	36	30		30	8.3	6.2
			Exe	ecution time of instruction		1.3	1.0	1.0		0.4	0.3
		<u>Б</u>	1	not executed		1.3	0	0		0.27	0.2
	С	cessi	,—	nicht gezählt after time out		14 14	0		0 0	0.27 0.27	0.2
		END processing executed		alter time out	K	28	25		<u></u>	4.2	3.1
			5	added	D	33	30		30	4.8	3.6
			1	not executed		2.3	1.0		.3	0.4	0.3
	Υ	þe		not changed		2.3	1.0		.3	0.4	0.3
		executed		changed		2.3	1.0	2	.3	0.4	0.3
			1	not executed		3.7	1.0	1	.0	0.4	0.3
	M, L, S, B	ted		not changed		41	1.0		.0	0.4	0.3
SET	, , , , ,	executed		changed		41	1.0	1	.0	0.4	0.3
	special			not executed			2.0	3	.0	0.8	0.6
	M, B	executed					32	3	32	0.8	0.6
	F			not executed	3.7	AnN: 3.0 AnS: 2.7		l: 3.0 : 3.2	2.0	1.5	
	r	exec	cuted	displayed display completed		730	AnN: 638 AnS: 232		: 638 : 237	99	74

								Processing	g time (µs)		
				D		Α		AnN, AnS	,	A2A, A2AS	A3A
Instruction			l l	Processing (Devices)		0	0)	0	0
				(no X, Y	with X, Y	<u> </u>	ω
				not executed		2.3	1.0	2.	.3	0.4	0.3
	Y	B		not change	d	2.3	1.0	2.	.3	0.4	0.3
	'	executed		changed (OFF/ON)		2.3	1.0	2.	.3	0.4	0.3
				not executed		3.7	1.0	1.	.0	0.4	0.3
	M, L, S, B	peq		not change	d	41	1.0	1.	.0	0.4	0.3
	, , -,	executed		changed (OFF/ON)		41	1.0	1.	.0	0.4	0.3
	Special			not executed			3.0	3.	.0	0.8	0.6
DOT	M, B			executed			32	3	2	0.8	0.6
RST	_			not executed		3.7	AnN: 3.0 AnS: 3.6	3.	.0	2.0	1.5
	F	exec	cuted	displa display co		680	AnN: 477 AnS: 296	AnN: AnS:		150	112
	Τ.			not executed		3.7	3.0	3.0		1.4	1.1
	T, C			executed		57	43	4	3	5.6	4.2
	D, W, A0,			not executed		3.7	3.0	3.	.0	1.4	1.1
	A1, V, Z			executed		34	28	2	8	8.4	6.3
	R		not executed				3.0	3.	.0	1.4	1.1
	n		executed				35	3	5	4.6	3.5
			not executed				59	6	1	2.2	1.7
	Υ		ρy	ecuted	ON	68	62	63		2.2	1.7
PLS			CA.	Coulou	OFF	64	60	62		2.2	1.7
PLF				not executed		64	59	59		2.2	1.7
	M, L, B, F		ex	recuted	ON	67	62	6		2.2	1.7
					OFF	63	61	6		2.2	1.7
	Υ			not executed		3.7	3.0	3.		1.4	1.1
SFT SFTP				executed		49	38	3		4.4	3.3
SFIF	M, L, B, F			not executed		3.7	3.0	3.		1.4	3.3
				executed not executed		48 85	38 43	3		4.4 1.2	0.9
	Υ			executed		50	39	4		1.2	0.9
MC	M, L, S,			not executed		84	43	4		1.2	0.9
	B, F			executed		49	39		9	1.2	0.9
MCR	<u> </u>			- ONOGARGA		35	26	2		0.6	0.45
FEND			N	19084 = OFF		2400	2150	21		435	327
END				//9084 = ON		2400	2060		60	285	214
NOP						1.3	1.0	1.	.0	0.2	0.15
LD=						95	70	70	87	3.8	2.9
AND=						96	61	62	81	2.6	2.0
OR=						94	67	66	85	2.8	2.1
LD<>						98	69	69	86	4.1	3.1
AND<>						92	60	60	79	2.6	2.0
OR<>	ļ					96	66	66	84	2.8	2.1
LD>						96	67	67	84	4.1	3.1
AND>						92	60	60	79	2.6	2.0
OR>					98	66	65	83	2.8	2.1	
LD<=					100	71	71	88	4.1	3.1	
AND<=					94	61	61	80	2.6	2.0	
OR<= LD<	1				100 96	69 69	68 69	86 86	2.8 4.1	2.1 3.1	
AND<					90	59	60	79	2.6	2.0	
OR<					92	66	65	84	2.8	2.0	
LD>=					100	71	71	88	4.1	3.1	
LU>=					100	/ 1	/ / /	00	4.1	٥.١	

				Processing	g time (µs)		
	Drococcina	A		AnN, AnS		A2A, A2AS	A3A
Instruction	Processing (Devices)	0	\odot)	0	\odot
	(no X, Y	with X, Y	~	<u> </u>
AND>=		94	61	61	81	2.6	2.0
OR>=		100	69	68	86	2.8	2.1
LDD=		238	133	134	119	10	7.7
ANDD=		231	124	125	210	5.9	4.4
ORD=		236	133	133	218	6.3	4.7
LDD<>		235	131	132	217	10	7.7
ANDD<>		239	129	129	215	5.9	4.4
ORD<>		234	129	129	214	6.1	4.6
LDD>		238	133	133	219	9.7	7.3
ANDD>		240	131	131	217	5.8	4.4
ORD>		236	131	130	219	6.0	4.5
LDD<=		244	137	136	222	9.7	7.3
ANDD<=		238	127	128	213	5.8	4.4
ORD<=		246	137	136	221	6.0	4.5
LDD<		238	133	133	219	9.7	7.3
ANDD<		241	131	131	217	5.8	4.4
ORD<		236	131	130	215	6.0	4.5
LDD>=		243	137	137	222	9.7	7.3
ANDD>=		238	127	128	213	5.8	4.4
ORD>=		246	137	136	221	6.0	4.5
+ (s,d) +P (s,d)		72	44	45	59	2.8	2.1
+ (s1,s2,d) +P (s1,s2,d)		112	77	77	103	3.2	2.4
- (s,d) -P (s,d)		74	45	45	59	2.8	2.1
(s1,s2,d) -P (s1,s2,d)		123	79	79	107	3.2	2.4
D+ (s,d) D+P (s,d)		110	69	69	90	4.0	3.0
D+ (s1,s2,d) D+P (s1,s2,d)		140	99	99	246	4.6	3.5
D-(s,d) D-P(s,d)		110	69	69	90	4.0	3.0
D- (s1,s2,d) D-P (s1,s2,d)		141	99	99	130	4.6	3.5
x (s1,s2,d) xP (s1,s2,d)		135	94	95	168	3.4	2.6
/ (s1,s2,d) /P (s1,s2,d)		144	102	103	99	11	8.6
Dx (s1,s2,d) DxP (s1,s2,d)		429	341	340	370	20	15
D/ (s1,s2,d) D/P (s1,s2,d)		289	393	394	412	36	27

				Processing	g time (µs)		
	Processing	Α		AnN, AnS		A2A, A2AS	A3A
Instruction	(Devices)	0	00			8	8
				no X, Y	with X, Y		
B+ (s,d) B+P (s,d)		210	123	123	183	6.4	4.8
B+ (s1,s2,d) B+P (s1,s2,d)		217	129	129	192	6.2	4.7
B- (s,d) B-P (s,d)		210	125	125	185	34	25
B- (s1,s2,d) B-P (s1,s2,d)		212	133	133	203	32	23
DB+ (s,d) DB+P (s,d)		320	175	176	280	14	11
DB+ (s1,s2,d) DB+P (s1,s2,d)		321	187	186	294	14	11
DB- (s,d) DB-P (s,d)		318	175	175	280	31	23
DB- (s1,s2,d) DB-P (s1,s2,d)		322	185	186	294	29	22
Bx (s1, s2, d) BxP (s1, s2, d)		410	299	300	358	14	11
B/ (s1, s2, d) B/P (s1, s2, d)		422	235	236	274	89	67
DBx (s1, s2, d) DBxP (s1, s2, d)		1158	941	939	1044	11	8.0
DB/ (s1, s2, d) DB/P (s1,s2,d)		998	896	894	954	62	47
INC INCP		46	29	29	38	2.0	1.5
DINC DINCP		66	42	42	132	2.4	1.8
DEC DECP		48	31	31	39	2.0	1.5
DDEC DDECP		66	42	42	54	2.4	1.8
BCD BCDP		110	82	83	90	3.0	2.3
DBCD		329	219	220	284	13	9.5
DBCDP BIN		329	219	220	284	13	9.5
BINP		104	79	78	86	3.0	2.3
DBIN DBINP		311	215	216	280	6.0	4.5
NEG NEGP		105	50	49	86	8.6	6.5

		Processing time (μs)							
	Pura sancium	Α		AnN, AnS	, ,	A2A, A2AS	A3A		
Instruction	Processing (Devices)	0	\otimes		$\overline{)}$	00	\odot		
	, , ,			no X, Y	with X, Y	30	33		
MOV MOVP		72	47	47	57	17	13		
DMOV DMOVP		104	67	67	87	20	15		
CML CMLP		68	43	43	57	2.4	1.8		
DCML DCMLP		130	74	75	108	3.2	2.4		
BMOV (s1, s2, n) BMOVP (s1, s2, n)		7498	399	400	7144	1444	1083		
FMOV (s1, s2, n) FMOVP (s1, s2, n)		1118	229	228	1029	1427	1070		
XCH XCHP		102	60	61	84	2.8	2.1		
DXCH DXCHP		170	107	107	141	4.2	3.2		
CJ	no index qualification	49	39	3	9	6.6	5.0		
CJ	index qualification		48	4	8	6.6	5.0		
SCJ	no index qualification	54	71	7	1	6.6	5.0		
300	index qualification		81	8	1	6.6	5.0		
JMP		50	39	3	9	6.6	5.0		
El		195	38	3	8	3.0	2.3		
DI		46	66	6		3.2	2.4		
IRET		249	120	12	20	3.4	2.6		
WAND (s, d) WANDP (s, d)		90	60	59	72	2.8	2.1		
WAND (s1, s2, d) WANDP (s1, s2, d)		179	96	96	152	7.6	5.7		
DAND (s, d) DANDP (s, d) DAND (s1, s2, d) DANDP (s1, s2, d)		276	140	139	240	13	9.5		
WOR (s, d) WORP (s, d)		90	61	60	72	2.8	2.1		
WOR (s1, s2, d) WORP (s1, s2, d)		176	97	96	152	7.6	5.7		
DOR (s, d) DORP (s, d) DOR (s1, s2, d) DORP (s1, s2, d)		276	140	139	240	13	9.5		

		g time (µs)	.s)				
	Processing	Α		AnN, AnS		A2A, A2AS	A3A
Instruction	(Devices)	0	∞)	\otimes	\otimes
				no X, Y	with X, Y		
WXOR (s, d) WXORP (s, d)		91	60	59	72	2.8	2.1
WXOR (s1, s2, d) WXORP (s1, s2, d)		178	97	96	152	7.6	5.7
DXOR (s, d) DXORP (s, d) DXOR (s1, s2, d) DXORP (s1, s2, d)		274	140	139	240	13	9.5
WXNR (s, d) WXNRP (s, d)		89	64	62	74	3.0	2.3
WXNR (s1, s2, d) WXNRP (s1, s2, d)		177	98	96	152	7.8	5.9
DXNR (s,d) DXNRP (s,d) DXNR (s1,s2,d) DXNRP (s1,s2,d)		277	142	140	241	15	11
ROR (n) RORP (n)	n = 3/5 (n = 5 for all Ann CPUs, n = 3 for all CPUs except for the Ann CPU)	66	52	51	51	5.8	4.4
RCR (n) RCRP (n)	n = 3/5 (n = 5 for all Ann CPUs, n = 3 for all CPUs except for the Ann CPU)	74	59	59	59	6.4	4.8
ROL (n) ROLP (n)	n = 3/5 (n = 5 for all AnN CPUs, n = 3 for all CPUs except for the AnN CPU)	68	54	53	53	5.8	4.4
RCL (n) RCLP (n)	n = 3/5 (n = 5 for all AnN CPUs, n = 3 for all CPUs except for the AnN CPU)	74	57	57	57	6.4	4.8
DROR (n) DRORP (n)	n = 3/5 (n = 5 for all AnN CPUs, n = 3 for all CPUs except for the AnN CPU)	97	70	70	69	11	8.3
DRCR (n) DRCRP (n)	n = 3/5 (n = 5 for all AnN CPUs, n = 3 for all CPUs except for the AnN CPU)	95	72	72	72	12	9.2
DROL (n) DROLP (n)	n = 3/5 (n = 5 for all Ann CPUs, n = 3 for all CPUs except for the Ann CPU)	101	70	69	69	10	7.8
DRCL (n) DRCLP (n)	n = 3/5 (n = 5 for all Ann CPUs, n = 3 for all CPUs except for the Ann CPU)	98	68	68	68	12	8.7

		Α		Processing AnN, AnS	J (()	A2A, A2AS	A3A
Instruction	Processing (Devices)	0	0)	0	\otimes
	(2011000))		no X, Y	with X, Y	\mathcal{L}	ω
SFR (s, n) SFRP	n = 3/5 (n = 5 for all AnN CPUs, n = 3 for all CPUs except for the AnN CPU)	102	74	72	83	5.0	3.8
(s, n) SFL (d, n) SFLP (d, n)	n = 5		74	73	84	4.8	3.6
BSFR (d, n) BSFRP (d, n)	n=5	145	124	123	124	29	22
BSFL (d, n) BSFLP (d, n)	n = 5	158	134	133	134	28	21
DSFR (d, n) DSFRP (d, n)	n=5	133	118	116	_	18.8	14.1
DSFL (d, n) DSFLP (d, n)	n = 5	134	118	17	_	22	17
BSET (d, n) BSETP (d, n)	n = 5	107	90	90	_	9.6	7.2
BRST (d, n) BRSTP (d. n)	n = 5	114	97	96	_	9.6	7.2
SER (s1, s2, d, n) SERP (s1, s2, d, n)	n=5	230	200	200		33	25
SUM SUMP		164	115	114	131	15	11
DSUM DSUMP		267	200	199	231	34	25
DECO (s, d, n) DECOP (s, d, n)	n = 2	249	164	163	216	32	24
ENCO (s, d, n) ENCOP (s, d, n)	n = 2	478	164	163	195	41	31
SEG		170	91	91	155	6.4	4.8
DIS (s, d, n)	n = 4	180	154	153		25	19
DISP (s, d, n)	n = 4	180	154	153	120	25	19
UNI (s, d, n)	n = 4	159	131	131	_	31	24
UNIP (s, d, n)	n = 4	159	131	131	_	31	24
FOR		64	53	5	3	5.8	4.4
NEXT		2532	41	4		8.0	6.0
	no index qualification	74	74	7		10	7.8
CALL (pn)	index qualification		78	7	8	10	7.8
CALLP (pn)	no index qualification	74	70	7		10	7.8
	index qualification		78	7	8	10	7.8
RET		249	50	50		7.0	5.3

			Processing time (μs)						
	December	A		AnN, AnS	· · · · ·	A2A, A2AS	A3A		
Instruction	Processing (Devices)	0	\otimes		$\overline{}$	\odot	\odot		
				no X, Y	with X, Y				
CHG	M9084 = OFF	8546	2420	24	20	_	_		
CHG	M9084 = ON	_	2340	23	40	_	_		
SUB	no index qualification	90	79	7	9	_	_		
SUBP	index qualification	_	85	8	5	_	_		
FIFW FIFWP		340	101	101	123	20	15		
FIFR FIFRP		202	118	118	134	69	52		
PR		_	226	226	226	74	56		
PRC		_	141	141	141	37	28		
LED		170	203	203	203	100	75		
LEDC		210	265	265	265	142	106		
LEDR		520	638	638	638	106	80		
LEDA		170	202	202	202	_	_		
LEDB		172	211	211	211	_			
	1 input contact	_	_	AnN: AnS:	240	33	25		
CHK	50 input contacts	_	_	AnN: AnS:		1257	943		
(error check)	100 input contacts	-	_	AnN: AnS:		2503	1877		
	150 input contacts	_	_	AnA: AnS:		3753	2815		
CHK (generate flip-flop)		_	121	121	121	_	_		
SLT	device memory	_	8448	8448	8448	2915	2186		
	device memory + R		24598	24598	24598	9996	7497		
SLTR		_	29	29	29	6.6	5.0		
STRA		_	30	30	30	5.0	3.8		
STRAR		_	28	28	28	5.0	3.8		
STC			28	28	28	2.4	1.8		
CLC			31	31	31	2.4	1.8		
ASC		140	120	120	120	3.4	2.6		
WDT WDTP		_	64	64	64	5.0	3.8		
DUTY			68	68	68	14	11		
LRDP (n1, s, d, n2)	n2 = 1		190	190	190	42	32		
	n2 = 32		190	190	190	42	32		
LWTP (n1, d, s, n2)	n2 = 1 n2 = 32		200 446	200 446	200 446	49 89	37 66		
,	n2 = 32 n3 = 1		172	172	172	32	24		
RFRP (n1, n2, d, n3)	n3 = 32	_	172	172	172	63	47		
[, , , , , , ,]									
RTOP	n3 = 1		176	176	176	68	51		

		Processing times (μs)								
Instruction	Processing (Devices)	Α	AnN,	AnS	A2A, A	2AS, A2U	A3A, A3U			
Instruction		0	O+	O+W		00		\emptyset		
			no X, Y	with X, Y	no X, Y	with X, Y	no X, Y	with X, Y		
FROM	n3 = 1	_	439	524	237	261	178	196		
(n1, n2, d, n3) FROMP (n1, n2, d, n3)	n3 = 1000/112 ¹	_	6609	2358	5749	2789	4312	2092		
DFRO	n3 = 1	_	449	529	244	266	183	199		
(n1, n2, d, n3) DFROP (n1, n2, d, n3)	n3 = 500/56 ²	_	6609	2109	5669	1669	4252	1252		
TO (14 10 11 10)	n3 = 1	_	449	539	243	266	182	200		
(n1, n2, d, n3) TOP (n1, n2, d, n3)	n3 = 1000/112 ¹	_	6609	3918	5773	2117	4330	1588		
DTO	n3 = 1	_	454	544	240	266	180	199		
(n1, n2, d, n3) DTOP (n1, n2, d, n3)	n3 = 500/56 ²	_	6609	1609	5747	1501	4310	1126		

 $^{^1}$ CPUs without X and Y: n3 = 1000; other CPUs with X and Y: n3 = 112 2 CPUs without X and Y: n3 = 500; other CPUs with X and Y: n3 = 56

A.3 Comparison of the CPUs

The following table contains the characteristics, i.e. available devices, processing modes, special relays, etc. of the different CPUs (System Q, Q4AR, QnA, AnU, AnA, AnN, AnS).

A.3.1 Available devices

		Syste	em Q	Q se	eries		A se	eries	
	Device	Q00J, Q00, Q01	Qn, QnH, QnPH	Q4AR	QnA	AnU	AnA	AnN	AnS
	mber of ts/outputs	Q00J: 256 Q00: 1024 Q01: 1024	4096 for Q02, Q02H, Q06H, Q12H and Q25H	4096	Q2A: 512 Q2A-S1: 1024 Q3A: 2048 Q4A: 4096	A2U: 512 A2U-S1: 1024 A3U: 2048 A4U: 4096	A2A: 512 A2A-S1:1024 A3A: 2048	A1N: 256 A2N: 512 A2N-S: 1024 A3N: 2048	A1S: 256 A1S-S1: 512 A2S: 512 A2S-S1: 1024
Inter	nal relays	81	92 ¹	8192	8192 ¹				256
Late	ch relays	2048 ¹	8192 ¹	8192	8192 ¹	Total 8192	Total 8192	Total 2048	1048 ¹
Step relays	Sequence- program	-	_	8192	_				01
Telays	SFC	2048	8192		8192	_	_	_	
Ann	unciators	1024 ¹	2048 ¹	2048	2048 ¹	2048	2048	256	256
Edge triç	ggered relays	1024 ¹	2048 ¹	2048	2048 ¹	_	_	_	
Lin	k relays	2048 ¹	8192 ¹	8192	8192 ¹	8192	4096	1024	1024
Specia	al link relays	1024	2048 ¹	2048	2048 ¹	56	56	56	_
Т	imers	512 ¹	2048 ¹	2048	2048 ¹	-		-	256 ¹
Reten	tive Timers	01	01	01	0 1	Total 2048	Total 2048	Total 256	0 1
Co	ounters	512 ¹	1024 ¹	1024	1024 ¹	1024	1024	256	256 ¹
Data	registers	11136 ¹	12288 ¹	12288	12288 ¹	8192	6144	1024	1024
Link	registers	2048 ¹	8192 ¹	8192	8192 ¹	8192	4096	1024	1024
Special I	link Registers	1024 ¹	2048 ¹	2048	2048 ¹	56	56	56	_
Func	tion inputs	16 (FX0 to FXF)	16 (FX0 to FXF)	16 (FX0 to FXF)	16 (FX0 to FXF)	_	_	_	_
Funct	tion output	16 (FX0 to FXF)	16 (FY0 to FYF)	16 (FY0 to FYF)	16 (FY0 to FYF)	_	_	_	_
Spec	cial relays	1024	2048	2048	2048	256	256	256	256
Function	on registers	5 (FD0 to FD4)	16 (FD0 to FD15)	16 (FD0 to FD15)	16 (FD0 to FD15)	_	_	_	_
Specia	al registers	1024	2048	2048	2048	256	256	256	256
	ct access devices	Designated	d by J □\□	Designated	l by J □\□	_	_	_	_
	ct access al devices	Designated	by U⊡\G □	Designated by	U U G U	_	_	_	_

		Syste	em Q	Q se	eries		A se	eries	
	Device	Q00J, Q00, Q01	Qn, QnH, QnPH	Q4AR	QnA	AnU	AnA	AnN	AnS
Index	Z	10 (Z0 to Z15)	16 (Z0 to Z15)	16 (Z0 to Z15)	16 (Z0 to Z15)	7 (Z, Z1 to Z6)	7 (Z, Z1 to Z6)	1 (Z)	1 (Z)
registers V ²		-	_	-		7 (V, V1 to V6)	7 (V, V1 to V6)	1 (V)	1 (V)
File	registers	Q00JCPU: 0 Q00 and Q01CPU: 32767	32767 per block (R0 to R32767) 1042432 (ZR0 to ZR1042432)	32767 per block (R0 to R32767) 1042432 (ZR0 to ZR1042432)	32767 per block (R0 bis R32767) 1042432 (ZR0 to ZR1042432)	8192 per block (R0 to R8191)	8192 per block (R0 to R8191)	8192 per block (R0 to R8191)	01
Accu	ımulators ³	_		_		2	2	2	2
N	lesting	15	15	15	15	8	8	8	8
F	Pointer	300	4096	4096	4096	256	256	256	256
Interru	upt pointers	128	256	48	48	32	32	32	32
SF	C blocks	_	320	320	320	_	_	_	_
	transition levices	_	512	512	512	_	_	_	_
Decima	al constants		483648 to 7483647		183648 to 483647			183648 to 1483647	
_	adecimal enstants	H0 to Hi	FFFFFFF	H0 to HF	FFFFFFF	H0 bis HFF		FFFFFFF	
	al number onstants	_	E±1,17549-38 to E±3,40282+38	,	549-38 to 0282+38	_	_	_	_
Character strings		"QnA CPU", "ABCD" ⁴	"QnA CPU", "ABCD"	"QnA CPU	J", "ABCD"	_	_	_	_

¹ The number of device points can be changed via parameters.

² The QnA CPU uses V for the edge relay.

³ Instructions using accumulators with the AnN, AnA, and AnU CPUs have different formats than those with the QnA CPUs.

⁴ Can only be used by the \$MOV instruction with the Q00JCPU, Q00CPU and Q01CPU.

A.3.2 I/O control modes

					Type of CPU		
	I/O control mode			QnA/ QnAR	AnU	AnA	AnN
Refresh mode	,			•	•	•	● ²
		Partial refresh instructions		•	•	•	•
	Direct	Dedicated instructions ¹	_	-	•	•	_
	input/out- put mode	Direct access inputs		•	_	_	_
	Direct access outputs			•		_	_
	Direct mode			_	_	_	● ²

¹ The DOUT, DSET, and SRST instructions are dedicated instructions for direct access outputs. There are no dedicated instructions for direct access inputs.

A.3.3 Data types

Set	Data	System Q CPU	QnA/QnAR CPU	Anu CPU	AnA CPU	AnN CPU		
	Bit device	•		•		•	•	•
Bit Data	Word device	(Bit designat	ion required)	_	_	_		
16-bit word data	Bit device	(Digit designa	(Digit designation required)		(Digit designation required)	(Digit designation required)		
	Word device		•	•	•	•		
32-bit word data	Bit device	(Digit designa	tion required)	(Digit designation required)	(Digit designation required)	(Digit designation required)		
word data	Word Operand •		•	•	•			
Real number data		● ¹		•	•	_		
Character string data		•	²	_	_	_		

¹ Unusable for Q00JCPU, Q00CPU and Q01CPU

NOTE Refer to section 3.5 for detailed information on data types.

² With the AnN CPU refresh mode and direct mode are switched over via DIP switch.

² Character string data can be used in the Q00JCPU, Q00CPU and Q01CPU in combination with the \$MOV instruction only.

A.3.4 Timer-Vergleich

Timer functions

Name		Function		System Q QnA/QnAR- CPU	AnU-CPU*	AnA-CPU*	AnN/AnS-CPU*	
		Measurement unit		100 ms (default) Setting range: 10 to 100 ms This value is the factor the setting range (TV) is multiplied by.		Fixed at	100 ms	
Low-speed timer		TIMER_M (regular/dedicated timers)	Setting value designation and timer start	•	•	•		
	Programming (GX IEC Developer)	TIMER_VALUE_M (dedicated timers only)	Setting value designation	•	•	• • •		
		TIMER_START_M (dedicated timers only)	Timer start	•	•	•	•	
	Programming (GX Developer)	Setting value designat	ion and timer start	OUT Tn Setting value		OUT Tn Se	tting value	
				10 ms (default) Setting range: 10 to 100 ms				
		Measurement unit		This value is the factor the setting range (TV) is multiplied by.		100 ms		
High-speed timer		TIMER_M (regular/dedicated timers)	Setting value designation and timer start	•	•	•	•	
	Programming (GX IEC Developer)	TIMER_VALUE_M (dedicated timers only)	Setting value designation	•	•	•	•	
		TIMER_START_M (dedicated timers only)	Timer start	•	•	•	•	
	Programming (GX Developer)	Setting value designat	ion and timer start	OUT Tn Setting value		OUT Tn Se	tting value	
		Management		100 ms (default) Setting range: 10 to 100 ms		Fined at	400	
		Measurement unit		This value is the factor the setting range (TV) is multiplied by.		Fixed at	100 ms	
Retentive low-speed timer		TIMER_H_M (regular/dedicated timers)	Setting value designation and timer start	•	• •			
	Programming (GX IEC Developer)	TIMER_VALUE_M (dedicated timers only)	Setting value designation	•	• •		•	
		TIMER_START_M (dedicated timers only)	Timer start	•	•	•	•	
	Programming (GX Developer)	Setting value designat	ion and timer start	OUT Tn Setting value		OUT Tn Se	tting value	

Name		Function		System Q QnA/QnAR- CPU	AnU-CPU*	AnA-CPU*	AnN/AnS-CPU*
		Measurement unit		10 ms (default) Setting range: 10 to 100 ms			
				This value is the factor the setting range (TV) is multiplied by.		_	-
Retentive High-speed timer		TIMER_H_M (regular/dedicated timers)	Setting value designation and timer start	•	_	_	_
	Programming (GX IEC Developer)	TIMER_VALUE_M (dedicated timers only)	Setting value designation	•	_	_	_
	TIMER_START_M (dedicated timers only)		Timer start	•	_	_	_
	Programming (GX Developer	Setting value designat	ion and timer start	OUTH STn Set value	_	_	_
	range for g value			1 to 32767		1 to 3	2767
Proces setting	sing of value 0			ON momentarily	No maximum (does	s not time out)	
	Contact			Enabled (Z0 and Z1 useable only)	Capable		Not capable
Indov	Coil			Enabled (Z0 and Z1 useable only)	Not capable		Not capable
qualification	Index qualification Setting value			Not capable	Not capable		Not capable
	Istwert			Enabled (Z0 to Z15 are useable, Z0 to Z9 forQ00JCPU,Q00CPU and Q01CPU)	Capable		Capable
Update processin	Update processing for current value At OUT Tn instruction execution After END processing						
Contact ON/C	FF processing			execution	,	<u> </u>	

^{*} The initial number for the different timers must be specified in the GX IEC Developer in the dialogbox "PLC Parameter - T/C Range"

Timer function blocks in the GX IEC Developer

		Type of CPU						
Name	Function block	System Q	QnA/ QnAR	AnU	AnA	AnN	AnS	
10 ms timer	Instance TIMER_10_FB_M — Coil — ValueOut — Preset Status — ValueIn	_	•	•	•	•	•	
100 ms timer	Instance TIMER_100_FB_M - Coil ValueOut - Preset Status - ValueIn	_	•	•	•	•	•	
retentive timer	Instance TIMER_CONT_FB_M - Coil - Preset - ValueIn		•	•	•	•	•	
Low-speed timer	Instance TIMER_LOW_FB_M - Coil ValueOut Preset Status ValueIn	_	•	_	_	_	_	
High-speed timer	Instance TIMER_HIGH_FB_M - Coil ValueOut Preset Status - ValueIn		•	_	ı	_	_	
retentive High-speed timer	Instance TIMER_CONTHFB_M - Coil ValueOut — - Preset Status — - ValueIn	_	•	_	-	_	_	

Timer function blocks (legend)

Term in function block	Meaning		Indication of regular timers	Indication of retentive timers	
Coil	Coil	Execution condition for timer	TC	STC	
Preset	Setting value	_	TValue	TValue	
ValueIn	Initial value	Default: 0	_	_	
ValueOut	Actual value	_	TN	STN	
Status	Contact	Output contact is switched after time	TS	STS	

Assign the function block to the instance label specified in the header and assign the input and output variables.

NOTE Cautions on using timers

During the execution of the OUT(H) T instruction, the present value of the timers is updated and the contact is switched ON or OFF. If the present value of the timer is larger than or equal to the set value when the timer coil is turned ON, the contact of that timer is turned ON.

In a program, in which the operation of a timer is started by another timer, the instruction for the timer which is started later must be processed first. For example, if the contact of T1 activates the coil of T2, the instruction for T2 must placed in the program before the instruction for T1.

By doing so, it is prevented that all timer contact are turned ON at the same scan. This can happen if the instruction for a timer, which starts another timer is processed first and the setting value for high speed timers is smaller than the scan time or the setting value for slow speed timers is "1".

A.3.5 Comparision of counters

Counter functions

			Type of CPU						
Function		System Q	QnA/ QnAR	AnU	AnA	AnN	AnS		
Programming (GX IEC Developer)	Counter_M	Setting value designation and counter start			•	•	•	•	
	Counter_Start_M	Setting value designation		•	•	•	•	•	
	Counter_Value_M	Counter start			•	•	•	•	
Programming (GX Developer)	OUT Cn Set value	Setting value designation and counter start		•	•	•	•	•	
Index qualification	Contact		Enabled (Z0 and Z1 useable only)		Capable		Not capable		
	Coil		Enabled (Z0 and Z1 useable only)		Capable		Not capable		
	Setting value		Not capable		Not capable		Not capable		
	Current value		Enabled (2 are useable, Z0 to Q00CPU an	Z9 for Q00JCPU,	Capable		Capable		
Update processing for current value		At OUT Tn instruction execution		After END processing					
Contact ON/OFF processing									

Counter function blocks

		Type of CPU					
Name	Function blocks	System Q	QnA/ QnAR	AnU	AnA	AnN	AnS
Counter	Instance COUNTER_FB_M — Coil ValueOut — Preset Status — ValueIn	-	•	•	•	•	•

Counter function blocks (legend)

Term in function block		Meaning	Indication of counter
Coil	Coil	Execution condition for counter	CC
Preset	Setting value		CValue
ValueIn	Initial value	Default: 0	_
ValueOut	Current value		CN
Status	Contact	Output contact is switched after the function block is processed.	cs

A.3.6 Comparison of display instructions

Instruction	System Q CPU	QnA/QnAR-CPU	AnU-CPU	AnA-CPU	AnN-CPU	AnS-CPU
PR ¹	When SM701is OFF: Ou encountered	utput continued until 00 _H	When M904 encountered		out continued (until 00 _H
	When SM701 is ON: 16	characters output	When M904	9 is ON: 16 ch	utput continued until 00	ıt
PRC ¹	When SM701 is OFF: 32 output	2 character comment	16-characte	r comment out	put	
	When SM701 is ON: Up	per 16 characters output				

¹ These instruction are not available for a Q00JCPU, Q00CPU or Q01CPU.

A.3.7 Q series and System Q instructions equivalent to A series instructions

Since System Q and QnA CPUs do not use accumulators (A0, A1), the format of the AnU, AnN, and AnN CPU instructions that use accumulators has changed.

Function	System Q CF	PU / QnA CPU	AnU CPU / AnA	CPU / AnN CPU
runction	Instruction format	Remark	Instruction format	Remark
	ROR (d, n)	D: Rotation data	ROR (n)	Rotation data is set at A0
16-bit rotation to right	RCR (d, n)	D: Rotation data The carry flag uses SM700	RCR (n)	Rotation data is set at A0 Carry flag uses M9012
	ROL (d, n)	D: Rotation data	ROL (n)	Rotation data is set at A0
16-bit rotation to left	RCL (d, n)	D: Rotation data The carry flag uses SM700	RCL (n)	Rotation data is set at A0 Carry flag uses M9012
	DROR (d, n)	D: Rotation data	DROR (n)	Rotation data is set at A0 and A1
32-bit rotation to right	DRCR (d, n)	D: Rotation data The carry flag uses SM700	DRCR (n)	Rotation data is set at A0 and A1 Carry flag uses M9012
	DROL (d, n)	D: Rotation data	DROL (n)	Rotation data is set at A0 and A1
32-bit rotation to left	DRCL (d, n)	D: Rotation data The carry flag uses SM700	DRCL (n)	Rotation data is set at A0 and A1 Carry flag uses M9012
16-bit data search	SER (s1, s2, d, n)	Search results are stored at the D and D+1 devices	SER (s1, s2, n)	Search results stored at A0 and A1
32-bit data search	DSER (s1, s2, d, n)	Search results are stored at the D and D+1 devices	DSER (s1, s2, n)	Search results stored at A0 and A1 Carry flag uses M9012
16-bit data bit Check	SUM (s, d)	Check results are stored at the D device	SUM (s)	Check results stored at A0
32-bit data bit Check	DSUM (s, d)	Check results are stored at the D device	DSUM (s)	Check results stored at A0
Partial refresh	RFS (s, n)	Added dedicated instruction	SEG (d, n)	Only when M9052 is ON
8 character ASCII conversion	\$MOV (s, d)		ASC (d)	
Carry flag set	SET (SM700)	No dedicated instruction	STC	
Carry flag reset	RST (SM700)	No dedicated instruction	CLC	
Jump to END instruction	GOEND	Added dedicated instruction	CJ (P255)	P255: END instruction designation
CHK instruction	CHKST CHK	Added CHKST instruction	CJ (Pn) CHK (P255)	

¹ Not for Q00JCPU, Q00CPU and Q01CPU

A.3.8 Comparision between QnA/Q2AS CPU and MELSEC System Q CPU

The following new instructions are applicable for a System Q CPU only.

Function	Instruction
Reading of module information	UNIRD
Trace set	TRACE
Trace reset	TRACER
Writing of data to a designated file	S.FWRITE
Reading of data from a designated file	S.FREAD
Loading of a program from memory	PLOAD
Unloading (deletion) of a program from program memory	PUNLOAD
Unloading (deletion) of a program from program memory and loading of a program from memory	PSWAP
High-speed block transfer of file register	PBMOV
Writing in CPU shared memory	S.TO

The following table indicates QnA/Q2AS instructions which are not applicable for a System Q CPU.

Function	Instruction
Batch write operation to EEPROM file register	EROMWR
Setting sampling trace (can be substituted by TRACE)	STRA
Resetting sampling trace (can be substituted by TRACER)	STRAR
Setting status latch	SLT
Resetting status latch	SLTR
Setting of program trace	PTRA
Resetting of program Trace	PTRAR
Execution of program trace	PTRAEXE PTRAEXEP
ASCII code LED display information	LED
LED display instructions for comments	LEDC

Please notice that the processing of the following instructions is different in a QnA/Q2AS CPU compared with a CPU of the System Q.

Function	Instruction
Output, setting and resetting of internal devices	OUT, SET, RST
Reading device comment data	COMRD
Print comment	PRC
Reset of error display and annunciator	LEDR
Conversion of binary data	BIN
Conversion of binary data	DBIN
Reading clock data	DATERD
Reading clock data	DATEWR
Interrupt program mask	IMASK
Refresh instruction	СОМ
Network refresh instruction	ZCOM
Reading routing parameters	RTREAD
Writing routing parameters	RTWRITE
Setting of a closed loop control	PIDINT
Closed loop control	PIDCONT
Counter 1-phase input up or down	UDCNT1
Counter 2-phase input up or down	UDCNT2
Pulse density	SPD
Pulse output	PLSY
Pulse width modulation	PWM

NOTE

When a program for a QnA CPU, which is used to access a special function module, is converted for a System Q CPU, please note the following:

- The System Q CPU (Q-Mode) is not compatible to A/AnS series special function and network modules. Use the FROM/TO instruction to read data from and to write data to these modules.
- Some A/AnS instructions can still be used if the QnA, Q2AS, A or AnS series special function modules are replaced by System Q special function modules. Refer to the appropriate manual of the special function module.

A.4.1 Table of diagnostic special relays (MELSEC Q series and System Q)

Diagnostic special relays (SM) are internal relays the application of which is fixed in the PLC. Therefore, they cannot be used like other internal relays in a sequence program. However, some of them can be set ON or OFF in order to control the CPU.

NOTE The special relays SM1200 to SM1255 are used for QnA CPU. These relays are vacant with a System Q CPU.

The special relays from SM1500 onward are dedicated for Q4AR CPU.

The table below describes the meanings of the headings in the following table:

Item	Meaning		
Number	Indicates the number of the diagnostic special relay.		
Name	Indicates the name of the diagnostic special relay.		
Meaning	Contains the function of the diagnostic special relay in brief.		
Description	Contains a detailed description of the diagnostic special relay.		
Set by (if set)	Indicates whether the diagnostic special relay was set by the system or the user. <pre></pre>		
A CPU M9[][][]	Indicates special relay M9 [][][] corresponding to the A CPU (Change and notation when contents changed). Items indicated as "New" were newly added to the Q-Series/System Q CPU.		
Valid for:	Indicates the corresponding CPU: ●: Can be applied to all types of CPU Q CPU: Can be applied to a System Q CPU QnA CPU: Can be applied to a CPU of the QnA series and Q2AS series CPU name: Can be applied only to the specific CPU (e.g. Q4AR CPU) Rem: Can be applied to a remote MELSECNET/H I/O module		

(1) Diagnostic information

Number	Name	Meaning	Description	Set by (if set)	A CPU M9[][][]	Valid for:
SM0	Diagnostic errors	OFF: No error ON: Error	ON if diagnosis results show error occurrence (Includes external diagnosis). Stays ON subsequently even if normal operations restored.	S (Error)	New	
SM1	Self-diagnostic error	OFF: No self-diagnosis errors ON: Self-diagnosis	Comes ON when an error occurs as a result of self-diagnosis. Stays ON subsequently even if normal operations restored.	S (Error)	M9008	
SM5	Error common information	OFF: No error common information ON: Error common information	When SM0 is ON, ON if there is error common information.	S (Error)	New	● Rem
SM16	Error individual information	OFF: No error individual information ON: Error individual information	When SM0 is ON, ON if there is error individual information.	S (Error)	New	
SM50	Error reset	OFF → ON: Error reset	Conducts error reset operation. See Chapter 5 for further information.	U	New	
SM51	Battery low latch	OFF: Normal ON: Battery low	ON if battery voltage at CPU or memory card drops below rated value. Stays ON subsequently even after normal operation is restored. Synchronous with BAT. ALARM LED.	S (Error)	M9007	•
SM52	Battery low	OFF: Normal ON: Battery low	Same as SM51, but goes OFF subsequently when battery voltage returns to normal.	S (Error)	M9006	
			Comes ON when a AC power supply module is used and a momentary power interruption not exceeding 20 ms has occured; reset by turning the power OFF then ON again.			•
SM53	AC DOWN detection	OFF: AC DOWN detected ON: AC DOWN not detected	Comes ON when a DC power supply module is used and a momentary power interruption not exceeding 10 ms has occured; reset by turning the power OFF then ON again.	S (Error)	M9005	Q CPU
			Comes ON when a DC power supply module is used and a momentary power interruption not exceeding 1 ms has occured; reset by turning the power OFF then ON again.			QnA CPU
SM54	MINI link errors	OFF: Normal ON: Error	Goes ON if MINI (S3) link error is detected at even one of the installed AJ71PT32 (S3) modules. Stays ON subsequently even after normal operation is restored.	S (Error)	M9004	QnA CPU
SM56	Operation errors	OFF: Normal ON: Operation error	ON when operation error is generated. Stays ON subsequently even if normal operation is restored.	S (Error)	M9011	•
SM60	Blown fuse detection	OFF: Normal ON: Module with blown fuse	Comes ON even if there is only one output module with a blown fuse and remains ON even after return to normal. Blown fuse state is checked even for remote I/O station output modules.	S (Error)	M9000	•
SM61	I/O module Verification error	OFF: Normal ON: Error	Comes ON if there is a discrepancy between the actual I/O modules and the registered information when the power is turned on. I/O module verification is also conducted for remote I/O station modules.	S (Error)	M9002	Rem
SM62	Annunciator detection	OFF: Not detected ON: Detected	Goes ON if even one annunciator F goes ON.	S (Instruction execution)	M9009	•

(1) Diagnostic information

Number	Name	Meaning	Description		Set by (if set)	A CPU M9[][][]	Valid for:	
SM80	CHK detection	OFF: Not detected ON: Detected	Goes ON if error is detected by CH Stays ON subsequently even after restored.		S (Instruction execution)	New		
SM90			Corresponds to SD90			M9108		
SM91			Corresponds to SD91			M9109		
SM92			Corresponds to SD92			M9110	QnA CPU,	
SM93	Startup of	OFF: Not startet	Corresponds to SD93	Goes ON when		M9111	Q CPU	
SM94	watchdog timer for step transition	(watchdog timer reset)	Corresponds to SD94	measurement of step transition watchdog		M9112	(except Q00J,	
SM95	(Enabled only when SFC	ON: Started	Corresponds to SD95	timer is commenced. Resets watchdog timer	U	M9113	Q00 and Q01CPU)	
SM96	program exists)	(watchdog timer started)	Corresponds to SD96	when it goes OFF.		M9114		
SM97			Corresponds to SD97			New		
SM98			Corresponds to SD98	nmunication function in the	-	New	New	
SM99			Corresponds to SD99			New		
SM100	Serial communication function in use	OFF: Serial communication is not in use ON: Serial communication is used	Indicates whether the serial communication setting param					
SM101	Communication protocol status flag	OFF: Protocol for programming devices ON: MC protocol	Indicates whether the device that is RS232 interface is using the protocor the MC protocol.		S (RS232 communication)	New		
SM110	Protocol error	OFF: No error ON: Error	Turns ON when an abnormal proto- communication in the serial commin Remains ON if the protocol is resto	unication function.	S (Error)	New	Q00J Q00 and	
SM111	Communication status	OFF: No error ON: Error	Turns ON when the mode used to a different from the setting in the seri Remains ON if the mode is restored	al communication function.	S (Error)	New	Q01CPU	
SM112	Clear error information	ON: Clear diagnostic special relays and registers	When turned ON, the diagnostic sp SM111 are reset and the contents registers SD110 and SD111 is clea	of the diagnostic special	U	New		
SM113	Overrun error	OFF: No error ON: Error	Turns ON when an overrun error (to the serial communication.	much data) occured during	S (Error)			
SM114	Parity error	OFF: No error ON: Error	Turns ON when a parity error occur communication.	red during the serial	S (Error)			
SM115	Framing error	OFF: No error ON: Error	Turns ON when a framing error occ communication.	ured during the serial	S (Error)			

Number	Name	Meaning	Description	Set by (if set)	A CPU M9[][][]	Valid for:
SM202	LED off command	OFF $ ightarrow$ ON : LED off	At change from OFF to ON, the LEDs corresponding to the individual bits at SD202 go off.	U	New	(except Q00J, Q00 and Q01CPU)
SM203	STOP contact	STOP state	Goes ON at STOP state.	S (Status change)	M9042	
SM204	PAUSE contact	PAUSE state	Goes ON at PAUSE state.	S (Status change)	M9041	•
SM205	STEP-RUN contact	STEP-RUN state	Goes ON at STEP-RUN state.	S (Status change)	M9054	(except Q00J, Q00 and Q01CPU)
	PAUSE enable coil	OFF: PAUSE disabled ON: PAUSE enabled	PAUSE state is entered if this relay is ON when the remote PAUSE contact goes ON.	U	M9040	•
SM206	Device test request acceptance status	OFF: Device test not yet executed ON: Device test executed	Comes ON when the device test mode is executed on the programming software.	S (Request)	New	Q00J Q00 and Q01 CPU
SM210	Clock data set request	OFF: Ignored ON: Set request	When this relay goes from OFF to ON, clock data being stored from SD210 through SD213 after execution of END instruction for changed scan is written to the clock device.	U	M9025	•
SM211	Clock data error	OFF: No error ON: Error	ON when error is generated in clock data (SD210 through SD213) value and OFF if no error is detected.	S (Request)	M9026	
SM212	Clock data display	OFF: Ignored ON: Display	Displays clock data as month, day, hour, minute and second at the LED display at front of CPU. (Enabled only for Q3A-CPU and Q4A-CPU)	U	M9027	Q3A, Q4A Q4AR CPU
SM213	Clock data read request	OFF: Ignored ON: Read request	When this relay is ON, clock data is read to SD210 through SD213 as BCD values.	U	M9028	e Rem
SM240	No. 1 CPU reset flag	OFF: No reset ON: CPU 1 has been reset	This flag comes ON when the CPU no. 1 has been reset or has been removed from the base. The other CPUs of the multi-CPU system are also put in reset status.	S (Status change)	New	
SM241	No. 2 CPU reset flag	OFF: No reset ON: CPU 2 has been reset	This flag comes ON when the CPU no. 2 has been reset or has been removed from the base. In the other CPUs of the multi-CPU system the error code 7000 ("MULTI CPU DOWN") will occure.	S (Status change)	New	Q02, Q02H, Q06H, Q12H,
SM242	No. 3 CPU reset flag	OFF: No reset ON: CPU 3 has been reset	This flag comes ON when the CPU no. 3 has been reset or has been removed from the base. In the other CPUs of the multi-CPU system the error code 7000 ("MULTI CPU DOWN") will occure.	S (Status change)	New	Q25H CPU with function ver. B or later
SM243	No. 4 CPU reset flag	OFF: No reset ON: CPU 4 has been reset	This flag comes ON when the CPU no. 4 has been reset or has been removed from the base. In the other CPUs of the multi-CPU system the error code 7000 ("MULTI CPU DOWN") will occure.	S (Status change)	New	

Number	Name	Meaning	Description	Set by (if set)	A CPU M9[][][]	Valid for:
SM244	No. 1 CPU error flag	OFF: No error ON: CPU no. 1 is stopped due to an error		S (Status change)	New	
SM245	No. 2 CPU error flag	OFF: No error ON: CPU no. 2 is stopped due to an error	The set flag indicates that an error has occured which has stopped the CPU.	S (Status change)	New	Q02, Q02H, Q06H, Q12H,
SM246	No. 3 CPU error flag	OFF: No error ON: CPU no. 3 is stopped due to an error	The flag goes OFF when the CPU is normal or when an error occurs which will not stop the CPU.	S (Status change)	New	Q25H CPU with function ver. B or later
SM247	No. 4 CPU error flag	OFF: No error ON: CPU no. 4is stopped due to an error		S (Status change)	New	
SM250	Max. loaded I/O read	OFF: Ignored ON: Read	When this relay goes from OFF to ON, maximum loaded I/O number is read to SD250.	U	New	(except Q00J, Q00 and Q01CPU)
SM251	I/O change flag	OFF: No replacement ON: Replacement	After the head I/O number of the I/O module being replaced is set in SD251 online, I/O module replacement is enabled when this relay is ON. (Only one module can be replaced at each setting.) To replace an I/O module in the RUN state, use the program or a peripheral device to turn this relay ON; to replace an I/O module in the STOP state, turn this relay ON in the test mode of a peripheral device. Do not switch between RUN and STOP states until I/O module replacement is completed.	S (END)	M9054	Q2A(S1) Q3A, Q4A Q4AR CPU
SM252	I/O change enabled	OFF: Replacement prohibited ON: Replacement enabled	Goes ON when I/O replacement is enabled.	S (END)	New	
SM254	All stations refresh command	OFF: Refresh the head station only ON: Refresh all stations	Effective for the batch refresh and the low-speed cycle. If this relay is ON, a refresh is made for all stations	S (END)	New	Q CPU (except Q00J, Q00 and Q01CPU)
SM255		OFF: Operative network ON: Standby network	Goes ON for standby network. (If no designation has been made concerning active or standby, active is assumed.)	S (Initial)	New	•
SM256	MELSECNET/10 module 1 information	OFF: Reads ON: Does not read	For refresh from link to CPU (B, W, etc.) indicate whether to read from the link module.	U	New	(except Q00J, Q00 and Q01CPU)
SM257		OFF: Writes ON: Does not write	For refresh from CPU to link (B, W etc.) designate whether to write to the link module.	U	New	QUICFU
SM260		OFF: Operative network ON: Standby network	Goes ON for standby network. (If no designation has been made concerning active or standby, active is assumed.)	S (Initial)	New	(avaant
SM261	MELSECNET/10 module 2 information	OFF: Reads ON: Does not read	For refresh from link to CPU (B, W, etc.) indicate whether to read from the link module.	U	New	(except Q00J, Q00 and Q01CPU)
SM262		OFF: Writes ON: Does not write	For refresh from CPU to link (B, W etc.) designate whether to write to the link module.	U	New	Q01010)

Number	Name	Meaning	Description	Set by (if set)	A CPU M9[][][]	Valid for:	
SM265		OFF: Operative network ON: Standby network	Goes ON for standby network. (If no designation has been made concerning active or standby, active is assumed.)	S (Initial)	New		
SM266	MELSECNET/10 module 3 information	OFF: Reads ON: Does not read	For refresh from link to CPU (B, W, etc.) indicate whether to read from the link module.	U	New		
SM267		OFF: Writes ON: Does not write	For refresh from CPU to link (B, W etc.) designate whether to write to the link module.	U	New	except Q00J,	
SM270		OFF: Operative network ON: Standby network	Goes ON for standby network. (If no designation has been made concerning active or standby, active is assumed.)	S (Initial)	New	Q00 and Q01CPU)	
SM271	MELSECNET/10 module 4 information	OFF: Reads ON: Does not read	For refresh from link to CPU (B, W, etc.) indicate whether to read from the link module.	U	New		
SM272		OFF: Writes ON: Does not write	For refresh from CPU to link (B, W etc.) designate whether to write to the link module.	U	New		
SM280	CC-Link error	OFF: Normal ON: Error	Goes ON when a CC-Link error is detected in any of the installed QJ61QBT11. Goes OFF when normal operation is restored.	S (Error)	New	Q CPU (except Q00J, Q00 and Q01CPU)	
				Goes ON when a CC-Link error is detected in any of the installed A(1s)J61QBT11. Stays ON even after normal operation is restored.	S (Error)	New	QnA CPU
SM315	Communication reserved time delay enable flag	OFF: Witout delay ON: With delay	The usage of this flag is enabled when the time reserved for communication has been set in SD315 When this flag is turned ON, the END processing is delayed by the time set in SD315 if no communication is performed. The scan time increases by the time set in SD315. When this flag is turned OFF, the END processing is performed without delay if there is no communication processing.	U	New	Q00J Q00 and Q01 CPU	
SM320	Presence/absence of SFC program	OFF: SFC program absent ON: SFC program present	ON if SFC program is correctly registered, and OFF if not registered. Goes OFF if SFC dedicated instruction is not correct.	S (Initial)	M9100		
SM321	Start/stop SFC program	OFF: SFC program stop ON: SFC program start	Initial value is set at the same value as SM900. (Goes ON automatically if SFC program is present.) SFC program will not execute if this goes OFF prior to SFC program processing. Subsequently, starts SFC program when this goes from OFF to ON. Subsequently, stops SFC program when this goes from ON to OFF.	S/U (Initial)	M9101 format change	(except Q00J, Q00 and Q01CPU)	
SM322	SFC program start state	OFF: Initial start ON: Restart	Initial value is set at ON or OFF depending on parameters. When OFF, all execution states are cleared from time SFC program was stopped; starts from the initial step of block where the start request was made. When ON, starts from execution block and execution step active at time SFC program was stopped. (ON is enabled only when resumptive start has been designated at parameters.) SM902 is not automatically designated for latch.	S/U (Initial)	M9102 format change	(((((((((((((((((((

Number	Name	Meaning	Description	Set by (if set)	A CPU M9[][][]	Valid for:
SM323	Presence/absence of continuous transition for entire block	OFF: Continuous transition not effective ON: Continuous transition effective	When OFF, transition occurs at one scan/one step, for all blocks. When ON, transition occurs continuously for all blocks in one scan. In designation of individual blocks, priority is given to the continuous transition bit of the block. (Designation is checked when block starts.)	U	M9103	
SM324	Continuous transition prevention flag	OFF: When transition is executed ON: When no transition	When continuous transition is effective, goes ON when continuous transition is not being executed; goes OFF when continuous transition is being executed. Normally ON when continuous transition is not effective.	S (Instruction execution)	M9104	
SM325	Output mode at block stop	OFF: OFF ON: Preserves	When block stops, selects active step operation output. All coil outputs go OFF when OFF. Coil outputs are preserved when ON.	S (Status change)	M9196	except Q00J,
SM326	SFC device clear mode	OFF: Clear device ON: Preserves device	Selects the device status when the stopped CPU is run after the sequence profram or SFC program has been modified when the SFC program exists.	U	New	Q00 and Q01CPU)
SM327	Output during end step execution	OFF: OFF ON: Preserves	Selects the output action of the step being held when a block is ended by executing the END step. When the relay is OFF, all coil outputs go OFF. When the relay is ON, all coil outputs are preserved.	S (Initial) U	New	
SM330	Operation mode for low-speed execution type programs	OFF: Asynchronous mode ON: Synchronous mode	Asynchronous mode: Mode where the operations for the low-speed execution type program are continued during excess time. Synchronous mode: Mode where the operations for the low-speed execution type program are started from the next scan even when there is excess time.	U (END)	New	

(3) System clocks/counters

Number	Name	Meaning	Description	Set by (if set)	A CPU M9[][][]	Valid for:
SM400	Always ON	ON ———	This flag is normally ON	S (Every END processing)	M9036	
SM401	Always ON	ON OFF	This flag is normally OFF	S (Every END processing)	M9037	
SM402	ON for 1 scan only after RUN	ON 1 scan	After RUN, ON for 1 scan only. This connection can be used for scan execution type programs only.	S (Every END processing)	M9038	•
SM403	After RUN, OFF for 1 scan only	ON 1 scan	After RUN, OFF for 1 scan only. This connection can be used for scan execution type programs only.	S (Every END processing)	M9039	
SM404	ON for 1 scan only after RUN	ON 1 scan	After RUN, ON for 1 scan only. This connection can be used for scan execution type programs only.	S (Every END processing)	New	(except
SM405	After RUN, OFF for 1 scan only	ON 1 scan	After RUN, OFF for 1 scan only. This connection can be used for scan execution type programs only.	S (Every END processing)	New	Q00J, Q00 and Q01CPU)
SM409	0.01 second clock	0.005 s 0.005 s	Repeatedly changes between ON and OFF at 5-ms interval. When power supply is turned OFF, or reset is performed, goes from OFF to start.	S (Status change)	New	Q CPU (except Q00J, Q00 and Q01CPU)
SM410	0.1 second clock	0.05 s 0.05 s			M9030	•
SM411	0.2 second clock	0.1 s 0.1 s	Repeatedly changes between ON and OFF at each designated time interval.		M9031	
SM412	1 second clock	0.5 s 0.5 s	Operation continues even during STOP. When power supply is turned OFF, or reset is performed, goes from OFF to start.	S (Status change)	M9032	
SM413	2 second clock	1s 1s			M9033	
SM414	2x n second clock	n (s) n (s)	Goes between ON and OFF in accordance with the number of seconds designated by SD414.		M9034 format change	
SM415	2 x n ms clock	n (ms) n (ms)	Goes between ON and OFF in accordance with the number of milliseconds designated by SD415.	S (Status change)	New	Q CPU (except Q00J, Q00 and Q01CPU)

(3) System clocks/counters

Number	Name	Meaning	Description	Set by (if set)	A CPU M9[][][]	Valid for:
SM420	User timing clock No. 0		Relay repeats ON/OFF switching at fixed scan intervals.		M9020	
SM421	User timing clock No.1		When power supply is turned ON, or reset is perfor- med, goes from OFF to start. The ON/OFF intervals are set with the DUTY instruc-		M9021	
SM422	User timing clock No. 2		tion.		M9022	
SM423	User timing clock No. 3		DUTY_M EN ENO	S (Every END processing)	M9023	•
SM424	User timing clock No. 4	n2 n1 n2	− n2*		W10020	
SM430	User timing clock No. 5	scan scan			M9024	
SM431	User timing clock No. 6				W19024	
SM432	User timing clock No. 7					•
SM433	User timing clock No. 8		For use with SM420 through SM424 low speed programs.	S (Every END processing)	New	(except Q00J, Q00 and
SM434	User timing clock No. 9					Q01CPU)

(4) Scan information

Number	Name	Meaning	Description	Set by (if set)	A-CPU M9[][][]	Valid for:
SM510	Low speed program execution flag	OFF: Completed or not executed ON: Execution under way	Goes ON when low-speed execution type program is executed.	S (Every END processing)	New	except Q00J,
SM551	Reads module service interval	OFF: Ignored ON: Read	When this goes from OFF to ON, the module service interval designated by SD550 is read to SD551 through 552.	U	New	Q00 and Q01CPU)

(5) Memory cards

Number	Name	Meaning	Description	Set by (if set)	A CPU M9[][][]	Valid for:
SM600	Memory card A usable flags	OFF: Unusable ON: Use enabled	ON when memory card A is ready for use by user.	S (Initial)	New	
SM601	Memory card A protect flag	OFF: No protect ON: Protect	Goes ON when memory card A protect switch is ON.	S (Initial)	New	
SM602	Drive 1 flag	OFF: No drive 1 ON: Drive 1 present	Goes ON when drive 1 (card 1 RAM area) is present.	S (Initial)	New	except
SM603	Drive 2 flag	OFF: No drive 2 ON: Drive 2 present	Goes ON when drive 2 (card 1 ROM area) is present.	S (Initial)	New	Q00J, Q00 and Q01CPU)
SM604	Memory card A in-use flag	OFF: Not in use ON: In use	Goes ON when memory card A is in use.	S (Initial)	New	
SM605	Memory card A remove/insert prohibit flag	OFF: Remove/insert enabled ON: Remove/insert prohibited	Goes ON when memory card A cannot be inserted or removed.	U	New	
		055 11 11	Always ON	S (Initial)	New	Q CPU
SM620	Memory card B usable flags	OFF: Unusable ON: Use enabled	ON when memory card B is ready for use by user.	S (Initial)	New	Q2A(S1) Q3A Q4A Q4AR
		OFF: No protect	Always ON	S (Initial)	New	Q CPU
SM621	Memory card B protect flag	ON: Protect	Goes ON when memory card B protect switch is ON.	S (Initial)	New	Q2A(S1) Q3A Q4A Q4AR
		OFF No. 41 . 0	Always ON	S (Initial)	New	Q CPU
SM622	Drive 3 flag	OFF: No drive 3 ON: Drive 3 present	Goes ON when drive 3 (card 2 RAM area) is present.		New	Q2A(S1) Q3A Q4A Q4AR
SM623	Drive 4 flag	OFF: No drive 4	Always ON	S (Initial)	New	Q CPU
3101023	Drive 4 liag	ON: Drive 4 present	Goes ON when drive 4 (card 2 ROM area) is present.	S (Initial)	New	
SM624	Memory card B in-use flag	OFF: Not in use ON: In Use	Goes ON when memory card B is in use.	S (Initial)	New	Q2A(S1) Q3A Q4A
SM625	Memory card B remove/insert prohibit flag	OFF: Remove/insert enabled ON: Remove/insert prohibited	Goes ON when memory card B cannot be inserted or removed.	U	New	Q4A Q4AR

(5) Memory cards (continued)

Number	Name	Meaning	Description	Set by (if set)	A CPU M9[][][]	Valid for:
SM640	File register use	OFF: File register not in use ON: File register in use	Goes ON when file register is in use.	S (Status change)	New	•
SM650	Comment use	OFF: Comment not used ON: Comment in use	Goes ON when comment ile is in use.	S (Status change)	New	(except Q00J, Q00 and Q01CPU
SM660	Boot operation	OFF: Internal memory execution ON: Boot operation in progress	Goes ON while boot operation is in process Goes OFF if boot designation switch is OFF.	S (Status change)	New	•
SM672	Memory card A file register access range flag	OFF: Within access range ON: Outside access range	Goes ON when access is made to area outside the range of file register R of memory card A (set within END processing). Reset at user program.	S/U	New	(except Q00J, Q00 and Q01CPU)
SM673	Memory card B file register access range flag	OFF: Within access range ON: Outside access range	Goes ON when access is made outside the range of file registers, R. of memory card B (set within END processing). Reset at user program	S/U	New	Q2A(S1) Q3A Q4A Q4AR

(6) Instruction related diagnostic special relays

Number	Name	Meaning	Description	Set by (if set)	A CPU M9[][][]	Valid for:
SM700	Carry flag	OFF: Carry OFF ON: Carry ON	Carry flag used in application instruction.	S (Instruction execution)	M9012	•
SM701	Number of output characters selection	OFF: 16 characters output ON: Outputs until NUL	When SM701 is OFF, 16 characters of ASCII code are output. When SM701 is ON, output conducted until NUL (00 _H) code is encountered.	U	M9049	(except Q00J, Q00 and Q01CPU)
SM702	Search method	OFF: Search next ON: 2-part search	Designates method to be used by search instruction. Data must be arranged for 2-part search.	U	New	
SM703	Sort order	OFF: Ascending order ON: Descending order	The sort instruction is used to designate whether data should be sorted in ascending order or in descending order.	U	New	•
SM704	Block comparison	OFF: Non-match found ON: All match	Goes ON when all data conditions have been met for the BKCMP instruction.	S (Instruction execution)	New	
SM707	Selection of real number instruction processing type	OFF: Speed optimized ON: Accuracy optimized	When SM707 is OFF, real number instructions are processed at high speed When SM707 is ON, real number instructions are processed with high accuracy	U	New	Q4AR

(6) Instruction related diagnostic special relays

Number	Name	Meaning	Description	Set by (if set)	A CPU M9[][][]	Valid for:
SM710	CHK instruction priority ranking flag	OFF: Conditions priority ON: Pattern priority	Remains as originally set when OFF. CHK priorities updated when ON.	S (Instruction execution)	New	(except Q00J, Q00 and Q01CPU)
SM711	Divided transmission status	OFF: Other than during divided processing ON: During divided processing	In processing of AD57(S1), goes ON when screen is split for transfer, and goes OFF when split processing is completed.	S (Instruction execution)	M9065	
SM712	Transmission processing selection	OFF: Batch transmission ON: Divided transmission	In processing of AD57(S1), goes ON when canvas screen is divided for transfer.	S (Instruction execution)	M9066	OnA
SM714	Communication request registration area BUSY signal	OFF: Communication request to remote terminal module enabled ON: Communication request to remote terminal module disabled	Used to determine whether communications requests to remote terminal modules connected to the AJ71PT32-S3 or A2CCPU can be executed or not.	S (Instruction execution)	M9081	
SM715	El flag	OFF: During DI ON: During EI	ON when El instruction is being executed.	S (Instruction execution)	New	•
SM720	Comment read completion flag	OFF: Comment read not completed ON: Comment read completed	SM720 is set for one scan after the execution of the COMRD or PRC instruction	S (Status change)	New	Q CPU (except Q00J, Q00 and Q01CPU)
SM721	File being accessed	OFF: File is not accessed ON: File is accessed	This flag is ON while a file is being accessed by the S.FWRITE, S.FREAD, COMRD, PRC, or LEDC instruction	S (Status change)	New	Q CPU
SM722	BIN/DBIN instruction error disabling flag	OFF: Error enabled ON: Error disabled	When this flag is set, an "OPERATION ERROR" is suppressed for both the BIN and the DBIN instruction	U	New	
SM730	BUSY signal for CC-Link communication request registration area	OFF: Request for communication with intelligent device station enabled ON: Request for communication with intelligent device station enabled	This flag is used for determination whether to enable or disable the communication request for the intelligent device station connected with A(1S)J61QBT11.	S (Instruction execution)	New	QnA CPU
SM736	PKEY instruction execution in progress flag	OFF: Instruction not executed ON: Instruction execution	ON when PKEY instruction is being executed. Goes OFF when CR is input, or when input character string reaches 32 characters.	S (Instruction execution)	New	
SM737	Keyboard input reception flag for PKEY instruction	OFF: Keyboard input reception enabled ON: Keyboard input reception disabled	Goes ON when keyboard input is being conducted. Goes when keyboard input has been stored at the CPU.	S (Instruction execution)	New	except Q00J, Q00 and Q01CPU)
SM738	MSG instruction reception flag	OFF: Instruction not executed ON: Instruction execution	Goes ON when MSG instruction is executed.	S (Instruction execution)	New	

(6) Instruction related diagnostic special relays

Number	Name	Meaning	Description	Set by (if set)	A CPU M9[][][]	Valid for:
SM774	PID bumpless processing	OFF: Forces match ON: Does not force match	In manual mode, designates whether or not to force the SV value to match the PV value.	U	New	(except Q00J, Q00 and Q01CPU)
SM775	Selection of link refresh processing during COM instruction execution	OFF: Performs link refresh ON: No link refresh performed	Select whether or not to perform link refresh processing in cases where only general data processing will be conducted during the execution of the COM instruction.	U	New	•
SM776	Enable local device at CALL	OFF: Local device disabled ON: Local device enabled	This flag specifies whether to enable or disable the local device in the program called at the CALL instruction.	U	New	(except Q00J,
SM777	Enable local device in interrupt program	OFF: Local device disabled ON: Local device enabled	This flag specifies whether to enable or disable the local device at the execution of an interrupt program.	U	New	Q000, Q00 and Q01CPU)
SM780	CC-Link dedicated instruction executable	OFF: CC-Link dedicated instruction executable ON: CC-Link dedicated instruction not executable	This flag switches ON when the number of the CC-Link dedicated instructions that can be executed simultaneously reaches 32. When the number goes below 32, the flag is reset.	S (Status change)	New	QnA CPU

(7) Debugging

Number	Name	Meaning	Description	Set by (if set)	A-CPU M9[][][]	Valid for:
SM800	Trace preparation	OFF: Not prepared ON: Ready	Goes ON when the trace preparation is completed.	S (Status change)	New	Q CPU (except Q00J, Q00 and Q01CPU)
	Sampling trace preparation		Goes ON when sampling trace is ready.	S (Status change)		QnA CPU
SM801	Trace start	OFF: Suspend ON: Start	Trace is started when this goes ON. Suspended when OFF (Related special M all OFF).	U	M9047	Q CPU (except Q00J, Q00 and Q01CPU)
	Sampling trace start		Sampling trace started when this goes ON. Suspended when OFF (Related special M all OFF).	U		QnA CPU
SM802	Trace execution in progress	OFF: Suspend ON: Start	Goes ON during execution of trace.	S (Status change)	M9046	Q CPU (except Q00J, Q00 and Q01CPU)
	Sampling trace execution in progress		Goes ON during execution of sampling trace.	S (Status change)		QnA CPU
SM803	Trace trigger	OFF o ON: Start	Sampling trace trigger goes ON when this goes from OFF to ON (Identical to TRACE instruction execution state).	U	M9044	Q CPU (except Q00J, Q00 and Q01CPU)
	Sampling trace trigger		Sampling trace trigger goes ON when this goes from OFF to ON (Identical to STRA instruction execution state)	U		QnA CPU
SM804	After Trace trigger	OFF: Not after trigger ON: After trigger	Goes ON after trace trigger is triggered.	S (Status change)	New	Q CPU (except Q00J, Q00 and Q01CPU)
	After Sampling trace trigger		Goes ON after sampling trace is triggered.	S (Status change)		QnA CPU
SM805	Trace completed	OFF: Not completed ON: End	Goes ON at completion of trace.	S (Status change)	M9043	Q CPU (except Q00J, Q00 and Q01CPU)
	Sampling trace completed		Goes ON at completion of sampling trace.	S (Status change)		QnA CPU
SM806	Status latch preparation	OFF: Not prepared ON: Ready	Goes ON when status latch is ready.	S (Status change)	New	
SM807	Status latch command	OFF \rightarrow ON: Latch	Runs status latch command.	U	New	
SM808	Status latch completion	OFF: Latch not completed ON: Latch completed	Comes ON when status latch is completed.	S (Status change)	M9055	QnA CPU
SM809	Status latch clear	OFF → ON: Clear	Enable next status latch.	U	New	
SM810	Program trace preparation	OFF: Not ready ON: Ready	Goes ON when program trace is ready.	S (Status change)	New	

(7) Debugging

Number	Name	Meaning	Description	Set by (if set)	A-CPU M9[][][]	Valid for:
SM811	Start program trace	OFF: Suspend ON: Start	Program trace started when this goes ON. Suspended when OFF (Related special M all OFF).	U	New	
SM812	Program trace execution underway	OFF: Suspend ON: Start	ON when program trace execution is underway.	S (Status change)	New	
SM813	Program trace trigger	OFF \rightarrow ON: Start	Program trace trigger goes ON when this goes from OFF to ON (Identical to PTRA instruction execution status).	U	New	QnA CPU
SM814	After program trace trigger	OFF: Not after trigger ON: After trigger	Goes ON after program trace trigger.	S (Status change)	New	
SM815	Program trace completion	OFF: Not completed ON: END	Goes ON at completion of program trace.	S (Status change)	New	
SM820	Step trace preparation	OFF: Not prepared ON: Ready	Goes ON after program trace registration, at ready.	S (Status change)	New	
SM821	Step trace starts	OFF: Suspend ON: Start	When this goes ON, step trace is started Suspended when OFF (Related special M all OFF)	U	M9182 format change	
SM822	Step trace execution underway	OFF: Suspend ON: Start	Goes ON when step trace execution is underway Goes OFF at completion or suspension	S (Status change)	M9181	except
SM823	After step trace trigger	OFF: Not after trigger ON: Is after first trigger	Goes ON if even 1 block within the step trace being executed is triggered. Goes OFF when step trace is commenced.	S (Status change)	New	Q00J, Q00 and Q01CPU)
SM824	Step trace After trigger	OFF: Is not after all triggers ON: Is after all triggers	Goes ON if all blocks within the step trace being executed are triggered. Goes OFF when step trace is commenced.	S (Status change)	New	
SM825	Step trace completed	OFF: Not completed ON: End	Goes ON at step trace completion. Goes OFF when step trace is commenced.	S (Status change)	M9180	
SM826	Trace error	OFF: Normal ON: Error	Goes ON if error occurs during execution of trace/sampling trace.	S (Status change)	New	Q CPU (except Q00J, Q00 and Q01CPU)
	Sampling trace error			S (Status change)		QnA CPU
SM827	Status latch error	OFF: Normal ON: Error	Goes ON if error occurs during execution of status latch	S (Status change)	New	QnA
SM828	Program trace error	OFF: Normal ON: Error	Goes ON if error occurs during execution of program trace.	S (Status change)	New	CPU

(8) Latch Area

Number	Name	Meaning	Description	Set by (if set)	A-CPU M9[][][]	Valid for:
SM900	Power cut file	OFF: No power cut file ON: Power cut file presentl	Goes ON if power was interrupted while a file was being accessed .	S/U (Status change)	New	QnA CPU
SM910	RKEY registration flag	OFF: Keyboard input not registered ON: Keyboard input registered	Goes ON at registration of keyboard input. OFF if keyboard input is not registered.	S (Instruction execution)	New	(except Q00J, Q00 and Q01CPU)

(9) A to System Q/QnA series conversion correspondences

For a conversion from the MELSEC A series to the MELSEC Q series or the MELSEC System Q the special relays M9000 through M9255 (A series) correspond to the diagnostic relays SM1000 through SM1255 (System Q/Q series).

These diagnostic special relays are all set by the system and cannot be changed by a user-program. Users intending to set or reset these relays should alter their programs so that only real System Q/QnA diagnostic special relays are applied. An exception are the special relays M9084 and M9200 through M9255. If a user can set or reset some of these special relays befor conversion, the user can also set and reset the corresponding relays among SM1084 and SM1200 through SM1255 after the conversion.

Refer to the manuals of the CPUs and the networks MELSECNET and MELSECNET/B for detailed information on the special relays of the A series.

NOTE

The processing time may be longer when converted special relays are used with a System Q CPU. Don't select "A-PLC: Use special relay/special register from SM/SD 1000" within the PC system setting in the GX Developer parameters when converted special relays are not used.

When a special relay for modification is provided, the device number should be changed to the provided System Q/QnA CPU special relay. When no special relay for modification is provided, the converted special relay can be used for the device number.

Table of special relays and diagnostic relays

A CPU special relay	Special relay after conversion	Equivalent System Q/QnA diagnostic special relay	Name	Meaning	Valid for:
M9000	SM1000	_	Fuse blown	OFF: Normal ON: Fuse blown module with blown fuse present	System Q/
M9002	SM1002	_	I/O module verification error	OFF: Normal ON: Error	QnA CPU
M9004	SM1004	_	MINI link error	OFF: Normal ON: Error	QnA CPU
M9005	SM1005	_	AC DOWN detection	OFF: AC DOWN not detected ON: AC DOWN detected	
M9006	SM1006	_	Battery low	OFF: Normal ON: Battery low	
M9007	SM1007	_	Battery low (latched)	OFF: Normal ON: Battery low	
M9008	SM1008	SM1	Self-diagnostic error	OFF: No error ON: Error	
M9009	SM1009	SM62	Annunciator detection	OFF: No F number detected ON: F number detected	System Q/ QnA CPU
M9011	SM1011	SM56	Operation error flag	OFF: No error ON: Error	
M9012	SM1012	SM700	Carry Flag	OFF: Carry OFF ON: Carry ON	
M9016	SM1016	The device does not work with a System Q/QnA CPU	Data memory clear flag	OFF: Ignored ON: Output cleared	
M9017	SM1017	The device does not work with a System Q/QnA CPU	Data memory clear flag	OFF: Ignored ON: Output cleared	

Table of special relays and diagnostic relays

A CPU special relay	Special relay after conversion	Equivalent System Q/QnA diagnostic special relay	Name	Meaning	Valid for:
M9020	SM1020	_	User timing clock No. 0		
M9021	SM1021	_	User timing clock No. 1		
M9022	SM1022	_	User timing clock No. 2	n2 n1 n2 scan scan	
M9023	SM1023	_	User timing clock No. 3		
M9024	SM1024	_	User timing clock No. 4		
M9025	SM1025	_	Clock data set request	OFF: Ignored ON: Set request present used	
M9026	SM1026	_	Clock data error	OFF: No error ON: Error	
M9027	SM1027	_	Clock data display	OFF: Ignored ON: Display	
M9028	SM1028	_	Clock data read request	OFF: Ignored ON: Read request	
M9029	SM1029	The device does not work with a System Q/QnA CPU	Batch processing of data communications request	OFF: Batch processing not conducted ON: Batch processing conducted	
M9030	SM1030	_	0.1 second clock	0.05 s 0.05 s	
M9031	SM1031	_	0.2 second clock	0.1 s 0.1 s	System Q/ QnA CPU
M9032	SM1032	_	1 second clock	0.5 s 0.5 s	
M9033	SM1033	_	2 second clock	1s 1s	
M9034	SM1034	_	1 minute clock	30 s 30 s	
M9036	SM1036	_	Always ON	ON ————————————————————————————————————	
M9037	SM1037	_	Always OFF	ON OFF	
M9038	SM1038	_	ON for 1 scan only after RUN	ON	

A CPU special relay	Special relay after conversion	Equivalent QnA diagnostic special relay	Name	Meaning	Valid for:
M9039	SM1039	_	RUN flag (After RUN, OFF for 1 scan only)	ON 1 scan	
M9040	SM1040	SM206	PAUSE enable coil	OFF: PAUSE disabled ON: PAUSE enabled	
M9041	SM1041	SM204	PAUSE status contact	OFF: PAUSE not in effect ON: PAUSE in effect	
M9042	SM1042	SM203	STOP status contact	OFF: STOP not in effect ON: STOP in effect	
M9043	SM1043	SM805	Sampling trace completed	OFF: Sampling trace in progress ON: Sampling trace completed	
M9044	SM1044	SM803	Sampling trace	0 → 1 STRA Same as execution 1 → 0 STRAR Same as execution	System Q/
M9045	SM1045	The device does not work with a System Q/QnA CPU.	Watchdog timer (WDT) reset	OFF: Does not reset WDT ON: Resets WDT	QnA CPU
M9046	SM1046	SM802	Sampling trace	OFF: Trace not in progress ON: Trace in progress	
M9047	SM1047	SM801	Sampling trace preparations	OFF: Sampling Trace suspended ON: Sampling Trace started	
M9049	SM1049	SM701	Selection of number of characters output	OFF: Output until NUL ON: 16 characters output	
M9051	SM1051	The device does not work with a System Q/QnA CPU.	CHG instruction execution disable	OFF: Enabled ON: Disable	
M9052	SM1052	The device does not work with a System Q/QnA CPU.	SEG instruction switch	OFF: 7 segment display ON: I/O partial refresh	
M9054	SM1054	SM205	STEP RUN flag	OFF: STEP RUN not in effect ON: STEP RUN in effect	
M9055	SM1055	SM808	Status latch completion flag	OFF: Not completed ON: Completed	QnA CPU
M9056	SM1056		Main side P, I set request	OFF: Other than when P, I set being	
M9057	SM1057		Sub side P, I set request	requested ON: P, I set being requested	
M9058	SM1058	These devices do not work	Main program P, I set completion	Momentarily ON at P, I set completion	System
M9059	SM1059	with a System Q/QnA CPU.	Sub program P, I set completion	Momentarily ON at P, I set completion	Q/ QnA CPU
M9060	SM1060		Sub program 2 P, I set request	OFF: Other than when P, I set being requested	
M9061	SM1061		Sub program 3 P, I set request	ON: P, I set being requested	

A CPU special relay	Special relay after conversion	Equivalent QnA diagnostic special relay	Name	Meaning	Valid for:
M9065	SM1065	SM711	Divided processing execution detection	OFF: Divided processing not underway ON: During divided processing	O-A ODLI
M9066	SM1066	SM712	Divided processing request flag	OFF: Batch processing ON: Divided processing	QnA CPU
M9070	SM1070	The device does not work with a System Q/QnA CPU.	A8UPU/A8PUJ required search time	OFF: Read time not shortened ON: Read time shortened	System Q/ QnA CPU
M9081	SM1081	SM714	Communication request registration area BUSY signal	OFF: Empty spaces in communication request registration area ON: No empty spaces in communication request registration area	QnA CPU
M9084	SM1084	The device does not work with a System Q/QnA CPU.	Error check	OFF: Error check executed ON: No error check	System Q/
M9091	SM1091	The device does not work with a System Q/QnA CPU.	Instruction error flag	OFF: No error ON: Error	QnA CPU
M9094	SM1094	SM251	I/O change flag	OFF: Replacement ON: No replacement	QnA CPU
M9100	SM1100	SM320	Presence/absence of SFC program	OFF: SFC programs not used ON: SFC programs used	
M9101	SM1101	SM321	Start/stop SFC program	OFF: SFC programs stop ON: SFC programs start	
M9102	SM1102	SM322	SFC program start state	OFF: Initial Start ON: Continue	
M9103	SM1103	SM323	Presence/absence of continuous transition	OFF: Continuous transition not effective ON: Continuous transition effective	
M9104	SM1104	SM324	Continuous transition suspension flag	OFF: When transition is completed ON: When no transition	
M9108	SM1108	SM90	Step transition watchdog timer start (equivalent of D9108)		
M9109	SM1109	SM91	Step transition watchdog timer start (equivalent of D9109)		System Q/
M9110	SM1110	SM92	Step transition watchdog timer start (equivalent of D9110)		QnA CPU
M9111	SM1111	SM93	Step transition watchdog timer start (equivalent of D9111)	OFF: Watchdog timer reset ON: Watchdog timer reset start	
M9112	SM1112	SM94	Step transition watchdog timer start (equivalent of D9112)		
M9113	SM1113	SM95	Step transition watchdog timer start (equivalent of D9113)		
M9114	SM1114	SM96	Step transition watchdog timer start (equivalent of D9114)		
M9180	SM1180	SM825	Active step sampling trace execution flag	OFF: Trace will be started ON: Trace completed	
M9181	SM1181	SM822	Active step sampling trace execution flag	OFF: Trace not being executed ON: Trace execution under way	

A CPU special relay	Special relay after conversion	Equivalent QnA diagnostic special relay	Name	Meaning	Valid for:
M9182	SM1182	SM821	Active step sampling trace permission	OFF: Trace disable/suspend ON: Trace enable	
M9196	SM1196	SM325	Operation output at block stop	OFF: Coil output OFF ON: Coil output ON	0 . 0/
M9197 M9198	SM1197 SM1198	The device does not work with a System Q/QnA CPU	Switch between blown fuse and I/O verification error display	Display is changed depending on combination of M9197 ON/OFF state and M9198 ON/OFF state.	System Q/ QnA CPU
M9199	SM1199	The device does not work with a System Q/QnA CPU	On-line recovery of sampling trace status latch data	OFF: Does not perform data recovery ON: Performs data recovery	
M9200	SM1200	_	LRDP instruction reception	OFF: Not accepted ON: Accepted	
M9201	SM1201	_	LRDP instruction completion	OFF: Not completed ON: End	
M9202	SM1202	_	LWTP instruction reception	OFF: Not accepted ON: Accepted	
M9203	SM1203	_	LWTP instruction completion	OFF: Not completed ON: End	
M9204	SM1204	_	LRDP instruction completion	OFF: Not completed ON: End	
M9205	SM1205	_	LWTP instruction completion	OFF: Not completed ON: End	
M9206	SM1206	_	Host station link parameter error	OFF: Normal ON: Abnormal	
M9207	SM1207	_	Link parameter check results	OFF: YES ON: NO	
M9208	SM1208	_	Sets master station B and W transmission range (for lower link master stations only).	OFF: Transmits to tier 2 and tier 3 ON: Transmits to tier 2 only	QnA CPU
M9209	SM1209	_	Link parameter check command (for lower link master stations only).	OFF: Executing the check function ON: Check non-execution	
M9210	SM1210	_	Link card error (for local station)	OFF: Normal ON: Abnormal	
M9211	SM1211	_	Link module error (for master station use)	OFF: Normal ON: Abnormal	
M9224	SM1224	_	Link state	OFF: Online ON: Offline, station-to-station test, or self-loopback test	
M9225	SM1225	_	Forward loop error	OFF: Normal ON: Abnormal	
M9226	SM1226	_	Reverse loop error	OFF: Normal ON: Abnormal	
M9227	SM1227	_	Loop test state	OFF: Not being executed ON: Forward or reverse loop test execution underway	

A CPU special relay	Special relay after conversion	Equivalent QnA diagnostic special relay	Name	Meaning	Valid for:
M9232	SM1232	_	Local station operation state	OFF: RUN or STEP RUN state ON: STOP or PAUSE state	
M9233	SM1233	_	Local station error detect state	OFF: No errors ON: Error detection	
M9235	SM1235	_	Local station, remote I/O station parameter error detect state	OFF: No errorsl ON: Error detection	
M9236	SM1236	_	Local station, remote I/O station parameter error detect state	OFF: No communications ON: Communications underway	
M9237	SM1237	_	Local station, remote I/O station error	OFF: Normal ON: Abnormal	
M9238	SM1238	_	Local station, remote I/O station forward or reverse loop error	OFF: Normal ON: Abnormal	
M9240	SM1240	_	Link state	OFF: Online ON: Offline, station-to-station test or self-loopback test	
M9241	SM1241	_	Forward loop line error	OFF: Normal ON: Abnormal	-
M9242	SM1242	_	Reverse loop line error	OFF: Normal ON: Abnormal	- QnA CPU
M9243	SM1243	_	Loopback implementation	OFF: Loopback not being conducted ON: Loopback implementation	- QHA OPU
M9246	SM1246	_	Data not received	OFF: Reception ON: No reception	
M9247	SM1247	_	Data not received	OFF: Reception ON: No reception	
M9250	SM1250	_	Parameters not received	OFF: Reception ON: No reception	
M9251	SM1251	_	Link relay	OFF: Normal ON: Abort	
M9252	SM1252	_	Loop test state	OFF: Not being executed ON: Forward or reverse loop test execution underway	
M9253	SM1253	_	Master station operation state	OFF: RUN or STEP RUN state ON: STOP or PAUSE state	
M9254	SM1254	_	Local station other than host station operation state	OFF: RUN or STEP RUN state ON: STOP or PAUSE state	
M9255	SM1255	_	Local station other than host station error	OFF: Normal ON: Abnormal	

A.4.2 Table of special relays (M) (A series)

Special relays (M) are internal relays provided for a large number of application varieties like error indication, special functions, etc. The following table contains an overview of the entire MELSEC A series special relays including a description of their purposes.

In general there are two types of special relays:

- Special relays that are set automatically by the CPU and can only be reset by the user.
- Special relays that can be set or reset only under certain conditions depending on their functions.

NOTE The usage of special relays in a sequence program has to be checked accordingly.

Special relays that are tagged by **①**, **②** or **③** in the margin "Number" cannot be set or reset randomly. The according explanations are given following this table on page 37.

In how far a special relay can be used in combination with a certain CPU is listed in the table below:

CPU		Meaning
		For all CPU types without restrictions
0	(AnA-CPU)	Not for the specified CPU(s)
•	A2C-CPU	For the specified CPU(s) only

Number	Meaning	Status	Description	СР	U
1 M9000	Fuse blown	OFF: Normal ON: Fuse blown unit	Turned on when there is one or more output units of which fuse has been blown. Remains on if normal status is restored. Output modules of remote I/O stations are also checked for fuse condition.	0	Usable with all types of CPUs. (Only remote I/O station informa- tion is valid for A2C.)
1 M9002	I/O unit verify error	OFF: Normal ON: Error	Turned on if the status of I/O is different from entered status when power is turned on. Remains on if normal status is restored. I/O module verification is done also to remote I/O station modules. (Reset is enabled only when special registers D9116 to D9123 are reset.)	0	Usable with all types of CPUs. (Only remote I/O station informa- tion is valid for A2C.)
M9004	MINI link master module error	OFF: Normal ON: Error	Turned on when the MINI(S3) link error is detected on even one of the AJ71PT32(S3) modules being loaded. Remains on if normal status is restored.	•	Dedicated to AnA and AnU.
● M9005	AC DOWN detection	OFF: AC power good ON: AC power down	Turned on when an momentary power failure of 20 msec or less occurred. Reset when POWER switch is moved from OFF to ON position.		Usable with all types of CPUs.
M9006	Battery low	OFF: Normal ON: Battery low	Turned on when battery voltage reduces to less than specified. Turned off when battery voltage becomes normal.		Usable with all types of CPUs.
● M9007	Battery low latch	OFF: Normal ON: Battery low	Turned on when battery voltage reduces to less than specified. Remains on if battery voltage becomes normal.		Usable with all types of CPUs.
1 M9008	Self-diagnostic error	OFF: No error ON: Error	Turned on when error is found as a result of self-diagnosis.		Usable with all types of CPUs.
M9009	Annunciator detection	OFF: No detection ON: Detected	Turned on when OUT F or SET F instruction is executed. Switched off when D9124 data is zeroed.		Usable with all types of CPUs.
M9010	Operation error flag	OFF: No error ON: Error	Turned on when operation error occurs during execution of application instruction. Turned off when error is eliminated.	0	Unusable with A3H, A3M, AnA(-F) and AnU.
● M9011	Operation error flag	OFF: No error ON: Error	Turned on when operation error occurs during execution of application instruction. Remains on if normal status is restored.		Usable with all types of CPUs.
M9012	Carry Flag	OFF: Carry off ON: Carry on	Carry flag used in application instruction.		Usable with all types of CPUs.
M9016	Data memory clear flag	OFF: No processing ON: Output clear	Clears the data memory including the latch range (other than special relays and special registers) in remote run mode from computer, etc. when M9016 is on.		Usable with all types of CPUs.
M9017	Data memory clear flag	OFF: No processing ON: Output clear	Clears the unlatched data memory (other than special relays and special registers) in remote run mode from computer, etc. when M9017 is on.		Usable with all types of CPUs.
M9020	User timing clock No. 0		Relay which repeats on/off at intervals of predetermined scan. When power is turned on or reset is performed, the clock starts with off.		Usable with all types of CPUs.
M9021	User timing clock No. 1		Set the intervals of on/off by DUTY instruction.		
M9022	User timing clock No. 2				
M9023	User timing clock No. 3	2	DUTY_M EN ENO - - n1* d		
M9024	User timing clock No. 4	1 Scan n2 2 Scan n1	_ n2*		
⊘ M9025	Clock data set request	OFF: No processing ON: Set requested	Writes clock data from D9025 - D9028 to the clock element after the END instruction is executed during the scan in which M9025 has changed from off to on.	•	Unusable with An, A3H, A3M, A3V, A2C, A52G and A0J2H.
M9026	Clock data error	OFF: No error ON: Error	Switched on by clock date (D9025 to D9028) error.	•	Unusable with An, A3H, A3M, A3V, A2C, A52G and A0J2H.

Number	Meaning	Status	Description	СР	U
M9027	Clock data display	OFF: No processing ON: Display	Clock data is read from D9025 to D9028 and month, day, hour, minute and minute are indicated on the CPU front LED display.	•	Usable with A3N, A3N-F, A3A, A73 and A3N board.
2 M9028	Clock data read request	OFF: No processing ON: Read request	Reads clock data to D9025 - D9028 in BCD when M9028 is on.	•	Unusable with An, A3H. A3M, A3V, A2C and A0J2H.
M9030	0,1 second clock	OFF: 0,05 s ON: 0,05 s	0,1 second, 0,2 second, 1 second, 2 second and 1 minute clocks are generated. Not turned on and off per scan but turned on and off even during scan if		Unusable with A3V
M9031	0,2 second clock	OFF: 0,1 s ON: 0,1 s	corresponding time has elapsed. Starts with off when power is turned on or reset is performed.		
M9032	1 second clock	OFF: 0,5 s ON: 0,5 s			
M9033	2 second clock	OFF: 1 s ON: 1 s			
M9034	1 minute clock	OFF: 30 s ON: 30 s			
M9036	Normally ON	Always ON	Used as dummy contacts of initialization and application instruction in sequence		Usable with all
M9037	Normally OFF	Always OFF	 program. M9036 and M9037 are turned on and off without regard to position of key switch 		types of CPU
M9038	On only for 1 scan after run	ON: for one scan after run OFF: after one scan	on CPU front. M9038 and M9039 are under the same condition as RUN status except when the key switch is at STOP position, and turned off and on. Switched off if the key switch is in STOP position. M9038 is on for one scan		
M9039	RUN flag (off only for 1 scan after run)	ON: after one scan OFF: for one run scan	is off for one scan only if the key switch is not in STOP position.		
M9040	PAUSE enable coil	OFF: PAUSE disabled ON: PAUSE enabled	When RUN key switch is at PAUSE position or remote pause contact has turned on and if M9040 is on, PAUSE mode is set and M9041 is turned on.		Usable with all types of CPU
M9041	PAUSE status contact	OFF: Not during PAUSE ON: During PAUSE			
M9042	STOP status contact	OFF: During STOP ON: Not during STOP	Switched on when the RUN key switch is in STOP position.		Usable with all types of CPU
M9043	Sampling trace completion	OFF: During Sampling trace ON: Sampling trace completion	Turned on upon completion of sampling trace performed the number of times preset by parameter after STRA instruction is executed. Reset when STRAR instruction is executed.	0	Unusable with A1 and A1N
M9044	Sampling trace	OFF to ON: STRA Same as execution OFF to ON: STRAR Same as execution	Turning on/off M9044 can execute STRA/STRAR instruction. (M9044 is forcibly turned on/off by a peripheral device.) When switched from ON to OFF: STRA instruction When switched trom ON to OFF: STRAR instruction The value stored in D9044 is used as the condition for the sampling trace. At scanning, at time ←→ time (10 msec unit).	•	Unusable with A1 and A1N
M9046	Sampling trace	OFF: Except during trace ON: During trace	Switched on during sampling trace.	0	Unusable with A1 and A1N
M9047	Sampling trace preparation	OFF: Sampling trace stop ON: Sampling trace start	Switched on to start sampling trace. Switched off to stop sampling trace.	0	Unusable with A1 and A1N
M9049	Switching the number of output characters	OFF: Up to NUL code are output. ON: 16 characters are output.	When M9049 is off, all characters up to NUL (00 _H) code are output. When M9049 is on, ASCII codes of 16 characters are output.	0	Usable with An, A3V, A2C and A52G
2 M9050	Operation result storage memory change contact (for CHG instruction)	OFF: not changed ON: Changed	Switched on to exchange the operation result storage memory data and the save area data (for details refer to section 7.6.8).	•	Dedicated to A3
M9051	CHG instruction execution disable	OFF: Disable ON: Enable	Switched on to disable the CHG instruction. Switched on when program transfer is requested and automatically switched off when transfer is complete.	•	Usable with A3, A3N(-F), A3H, A3M, A3V, A3A(- F), A3U, A4U, A73 and A3N board

Number	Meaning	State	us	Description	СР	U
❷ M9052	SEG instruction switching	OFF: ON:	7SEG display I/O partial refresh	Switched on to execute the SEG instruction as an I/O partial refresh instruction. Switched off to execute the SEG instruction as a 7SEG display instruction (for details refer to section 6.7.2 and 7.5.5).	0	Unusable with An, A3V and A3N board
2 M9053	EI/DI instruction switching	OFF: ON:	Sequence interrupt control Link interrupt control	Switched on to execute the link refresh enable, disable (EI, DI) instructions. (for details refer to section 6.6.1 and 6.7.4)	•	Unusable with An, A3H, A3M, AnA, AnA-F, AnU and A3V
M9054	STEP RUN flag	OFF: ON:	Other than step run During step run	Switched on when the RUN key switch is in STEP RUN position.	0	Unusable with A1S, A2C, A0J2H and A52G
M9055	Status Latch complete flag	OFF: ON:	Not complete Complete	Turned on when status latch is completed. Turned off by reset instruction.	0	Unusable with A1 and A1N.
M9056	Main program P, I set request	OFF: ON:	Other than P, I set request P, I set request	Provides P, I set request after transfer of the other program (for example subprogram when main program is being run) is complete during run. Automatically switched off when P, I setting is complete.	•	Usable with A3, A3N, A3N-F, A3H, A3M, A3V, A3A,
M9057	Subprogram 1 P, I set request	OFF: ON:	Except during P, I set request During P, I set request			A3A-F, A73, A3U, A4U and A3N board
M9060	Subprogram 2 P, I set request				•	Dedicated to A4U
M9061	Subprogram 3 P, i st request					
M9060	Remote terminal error	OFF: ON:	Normal Error	Turned on when one of remote terminal modules has become a faulty station. Communication error is detected when normal communication is not restored after the number of retries set at D9174. Turned off when communication with all remote terminal modules is restored to normal with automatic online return enabled. Remains on when automatic online return is disabled. Not turned on or off when communication is suspended at error detection.	•	Usable with A2C and A52G
M9061	Communication error	OFF: ON:	Normal Error	Turned on when communication with a remote terminal module or an I/O module is faulty. Communication error occurs due to the following reasons. Initial data error Cable breakage Power off for remote terminal modules or I/O modules Turned off when communication is restored to normal with automatic online return enabled. Remains on when communication is suspended at error detection with automatic online return disabled.	•	Usable with A2C and A52G
M9065	Divided transfer status	OFF: ON:	Other than divided processing Divided processing	Turned on when canvas screen transfer to AD57(S1)/AD58 is done by divided processing and turned off at completion of divided processing.	•	Usable with AnA(-F) and AnU
2 M9066	Transfer processing switching	OFF: ON:	Batch transfer Divided transfer	Turned on when canvas screen transfer to AD57(S1)/AD58 is done by divided processing.	•	Usable with AnA(-F) and AnU
M9067	I/O module error detection	OFF: ON:	Normal Error	Turned on when one of I/O modules has beome a faulty station. Communication error is detected when normal communication is not restored after the number of retries set at D9174. Turned off when communication with all I/O modules is restored to normal with automatic online return enabled. Remains on when automatic online return is disabled. Not turned on or off when communication is suspended at error detection.	•	Usable with A2C and A52G.
M9068	Test mode	OFF:	Automatic online return enabled Automatic online return disabled Communication sus- pended at online error Line check	Turned on when line check with I/O modules and remote terminal modules is performed. Turned off when communication with I/O modules and remote terminal modules is performed.	•	Usable with A2C and A52G.

Number	Meaning	Statu	ıs	Description	СР	U
M9069	Output at line error	OFF: ON:	All outputs are turned off. Outputs are retained.	Sets whether all outputs are turned off or retained at communication error. OFF All outputs are turned off at communication error. ON Outputs before communication error are retained.	•	Usable with A2C and A52G.
M9081	Communication request to remote terminal modules	OFF: ON:	Communication request to remote terminal modules enabled Communication request to remote terminal modules disabled	Indication of communication enable/disable to remote terminal modules connected to the AJ71PT32-S3, A2C or A52G.	•	Usable with AnA, AnA-F, A2C and A52G.
M9082	Final station number disagreement	OFF: ON:	Final station number agreement Final station number disagreement	Turned on when the final station number of the remote terminal modules and remote I/O modules connected to the A2C or A52G disagrees with the total number of stations set in the initial setting. Turned off when the final station number agrees with the total number of stations at STOP \longrightarrow RUN.	•	Dedicated to A2C and A52G.
M9084	Error check	OFF: ON:	Checks enabled Checks disabled	Specifies whether the following errors are to be checked or not after the END instruction is executed (to reduce END processing time): Fuse blown I/O unit verify error Battery error	0	Unusable with An, A2C and A3V.
M9086	BASIC program RUN flag	OFF: ON:	A3M-BASIC stop A3M-BASIC run	Set when the A3M-BASIC is in RUN state and reset when it is in STOP state.	•	Dedicated to A3M.
M9087	BASIC program PAUSE flag	OFF: ON:	A3M-BASIC RUN enable A3M-BASIC disable	Specifies enable/disable of A3M-BASIC execution when the A3MCPU is in PAUSE state. OFF: A3M-BASIC is executed. ON: A3M-BASIC is not executed.	•	Dedicated to A3M.
M9089	Output at ERR terminal	OFF: ON:	no signal at ERR output signal at ERR output	The internal relay is set, if the sequence program output an signal at the ERR terminals. The relay can only be reset, if M9089 and M9090 are reset simultaneously.	•	Dedicated to A2C-CPU
M9090	Output at ERR terminal	OFF: ON:	no signal at ERR output signal at ERR output	The internal relay is set, if an error occurs within MELSECNET/MINI or in the sequence program (when processing is stopped). The relay is reset, once the error in the network is cleared or the sequence program is restored.	•	Dedicated to A2C-CPU
⊕ M9091	Operation error detail flag	OFF: ON:	No error error	Set when an operation error detail factor is stored at D9091 and remains set after normal state is restored.	•	Usable with AnA(-F) and AnU.
1910001	Microcomputer subroutine call error flag	OFF: ON:	No error error	Set when an error occurred at execution of the microcomputer program package and remains set after normal state is restored.	0	Unusable with AnA(-F) and AnU.
2 ⊚ M9094	I/O change flag	OFF: ON:	Changed Not changed	After the head address of the required I/O module is set to D9094, switching M9094 on allows the I/O module to be changed in online mode. (One module is only allowed to be changed by one setting.) To be switched on in the program or peripheral device test mode to change the module during CPU RUN. To be switched on in peripheral device test mode to change the module during CPU STOP. RUN/STOP mode must not be changed until I/O module change is complete.	0	Unusable with An, A3H, A3V, A0J2H, A2C, A52G and A3N board.

NOTE

After switching OFF the power supply, a latch clear or a RESET all special relays are reset. If the RUN key switch is switched to STOP the contents of the relays are retained.

The special relays tagged **①** even remain set, if the normal status is restored. They can be reset as follows:

- Insert a program line into the sequence program that resets the special relay via an RST instruction due to a specified execution condition.
- Force a RESET via a programming terminal.
- Reset the CPU by switching the key switch on the CPU to RESET.

The special relays tagged **2** can only be set and reset by the sequence program.

The special relays tagged 9 are set and reset in the test mode of a programming terminal.

A.4.3 Table of link relays (A series only)

Link relays are internal relays (in link operation) that are set or reset during data communications in a network depending on various conditions. Their status changes after the occurrence of an error in the program execution.

The processing of link relays depends on whether the CPU is installed in a master or a local station.

Link relays in the master station

Meaning	Status	Description		
LRDP instruction received	OFF: Unreceived ON: Received	Depends on whether or not the LRDP (word device read) instruction has been received. Used in the program as an interlock for the LRDP instruction. Use the RST instruction to reset.		
LRDP instruction complete	OFF: Incomplete ON: Complete	Depends on whether or not the LRDP (word device read) instruction execution is complete. Used as a condition contact for resetting M9200 and M9201 after the LRDP instruction is comple Use the RST instruction to reset.		
LWTP instruction received	OFF: Unreceived ON: Received	Depends on whether or not the LWTP (word device write) instruction has been received. Used in the program as an interlock for the LWTP instruction. Use the RST instruction to reset.		
LWTP instruction complete	OFF: Incomplete ON: Complete	Depends on whether or not the LWTP (word device write) instruction execution is complete. Used as a condition contact to reset M9202 and M9203 after the LWTP instruction is complete. Use the RST instruction to reset.		
Link parameter error in the host	OFF: Normal ON: Error	Depends on whether or not the link parameter setting of the host is valid.		
Link parameter unmatched between master stations	OFF: Normal ON: Unmatched	Depends on whether or not the link parameter setting of the master station in tier two matches tha the master station in tier three in a three-tier system. (Valid only for the master stations in a three-tier system.)		
Sets master station B and W transmission range (for lower link master stations only).	OFF: Transmits to tier 2 and tier 3 ON: Transmits to tier 2 only	The internal relay specifies, if the link data in B and W is transferred from the master station in the 1st level to the stations in the lower levels (sub stations). Data is only transferred if M9208 is not set.		
Link parameter check command (for lower link master stations only).	OFF: Check ON: No check	The special relay is set, if the link devices (B and W) from the upper level should not be compared to the link devices (B and W) from the lower level. If M9209 is not set, the link devices from the upper and the lower levels are checked continuously.		
Link card error	OFF: Normal ON: Error	Depends on presence or absence of the link card hardware error. Judged by the CPU.		
Link status	OFF: Online ON: Offline, station-to -station test, or self-loopback test	Depends on whether the master station is online or offline or is in station-to-station test or self-loopback test mode.		
Forward loop error	OFF: Normal ON: Error	Depends on the error condition of the forward loop line.		
Reverse loop error	OFF: Normal ON: Error	Depends on the error condition of the reverse loop line.		
Loop test status	OFF: Unexecuted ON: Forward or reverse loop test being executed	Depends on whether or not the master station is executing a forward or a reverse loop test.		
Local station operating status	OFF: RUN or STEP RUN mode ON: STOP or PAUSE mode	Depends on whether or not a local station is in STOP or PAUSE mode.		
	LRDP instruction received LRDP instruction complete LWTP instruction received LWTP instruction complete Link parameter error in the host Link parameter unmatched between master stations Sets master station B and W transmission range (for lower link master stations only). Link parameter check command (for lower link master stations only). Link card error Link status Forward loop error Reverse loop error Loop test status	LRDP instruction received N: Received LRDP instruction complete N: Complete LWTP instruction received N: Complete LWTP instruction received N: Received LWTP instruction complete ON: Received LWTP instruction received ON: Received LWTP instruction received ON: Received Limk parameter error in the host Link parameter unmatched between master stations Sets master station B and W transmission range (for lower link master stations only). Link parameter check command (for lower link master stations only). Link parameter check command (for lower link master stations only). Link card error OFF: Online ON: Offline, station-to-station test, or self-loopback test Forward loop error Reverse loop error OFF: Normal ON: Error CFF: Normal ON: Error CFF: Normal ON: Error CFF: Normal ON: Error Reverse loop error OFF: Normal ON: Error CFF: Normal ON: Error Reverse loop error OFF: Normal ON: Error Reverse loop test status OFF: Unexecuted ON: Forward or reverse loop test being executed ON: STOP or PAUSE		

Link relays in the master station

Number	Meaning	Status	Description	
M9233	Local station error detect	OFF: No error ON: Error detected	Depends on whether or not a local station has detected an error in another station.	
M9235	Local or remote I/O station parameter error detect	OFF: No error ON: Error detected	Depends on whether or not al local or a remote I/O station has detected any link parameter error in the master station.	
M9236	Local or remote I/O station initial communicating status	OFF: Noncommunicating ON: Communicating	Depends on whether or not al local or a remote I/O station is communicating initial data (such as parameters) with the master station.	
M9237	Local or remote I/O station error	OFF: Normal ON: Error	Depends on the error condition of a local or remote I/O station.	
M9238*	Local or remote I/O station forward/reverse loop error	OFF: Normal ON: Error	Depends on the error condition of the forward and reverse loop lines of a local or a remote I/O station.	

^{*} The tagged special relays cannot be applied within MELSECNET/B.

Link relays in the local station

Number	Meaning	Status	Description	
M9204	LRDP instruction complete	OFF: Incomplete ON: Complete	On indicates that the LRDP instruction is complete at the local station.	
M9205	LWTP instruction complete	OFF: Incomplete ON: Complete	On indicates that the LWTP instruction is complete at the local station.	
M9211	Link card error (local station)	OFF: Normal ON: Error	Depends on presence or absence of the link card error. Judged by the CPU.	
M9240*	Link status	OFF: Online ON: Offline, station-to -station test, or self-loopback test	Depends on whether the local station is online or offline, or is in station-to-station test or self-loopbac test mode.	
M9241*	Forward loop error	OFF: Normal ON: Error	Depends on the error condition of the forward loop line.	
M9242*	Reverse loop error	OFF: Normal ON: Error	Depends on the error condition of the reverse loop line.	
M9243	Loopback execution	OFF: NON-executed ON: Executed	Depends on whether or not loopback is occurring at the local station.	
M9246	Data unreceived	OFF: Received ON: Unreceived	Depends on whether or not data has been received from the master station.	
M9247	Data unreceived	OFF: Received ON: Unreceived	Depends on whether or not a tier three station has received data from its master station in a three-tier system.	
M9250	Parameter unreceived	OFF: Received ON: Unreceived	Depends on whether or not link parameters have been received from the master station.	
M9251	Link break	OFF: Normal ON: Break	Depends on the data link condition at the local station.	
M9252	Loop test status	OFF: Unexecuted ON: Forward or reverse loop test is being executed.	Depends on whether or not the local station is executing a forward or a reverse loop test.	
M9253	Master station operating status	OFF: RUN or STEP RUN mode ON: STOP or PAUSE mode	Depends on whether or not the master station is in STOP or PAUSE mode.	
M9254	Operating status of other local stations	OFF: RUN or STEP RUN mode ON: STOP or PAUSE mode	Depends on whether or not a local station other than the host is in STOP or PAUSE mode.	
M9255	Error status of other local stations	OFF: Normal ON: Error	Depends on whether or not al local station other than the host is in error.	

^{*} The tagged special relays cannot be applied within MELSECNET/B.

A.5 Table of Special Registers

A.5.1 Table of special registers (MELSEC Q series and MELSEC System Q)

The special registers are internal registers with fixed applications in the programmable controller.

Therefore, they cannot be used like other special registers in a sequence program. However, data can be written to these registers in order to control the Q/QnA CPU. Data is usually stored in binary format except another format is required.

NOTE

The special registers SD1200 to SD1255 are used for QnA CPU. These registers are vacant with a System Q CPU.

The special registers from SD1500 onward are dedicated for Q4AR CPU.

The table below describes the meanings of the headings in the following table:

Item	Meaning			
Number	Indicates the number of the special register.			
Name	Indicates the name of the special register.			
Meaning	Contains the function of the special register in brief.			
Description	Contains a detailled description of the register.			
Set by (if set)	Indicates whether the diagnostic special relay was set by the system or the user. <set by=""> S S Set by the system U Set by the user (via sequence program or a programming terminal in test mode) S/U Set by the system or user Is indicated only if the system set the status. <if set=""> END processing Initial Set during END processing Initial Set during initial processing (Power ON, STOP->RUN) Status change Set after status change Error Set after error Instruction execution Request Set for user request (through SM, etc.)</if></set>			
Corresponding A CPU registers D9 [] [] []	Indicates special register M9 [] [] [] corresponding to the A CPU (Change and notation when contents changed). Items indicated as "New" were newly added to the System Q/QnA CPU.			
Valid for:	Indicates the corresponding CPU: Can be applied to all types of CPU CPU: Can be applied to a CPU of the System Q CPU: Can be applied to a CPU of the QnA series and Q2AS series CPU name: Can be applied only to the specific CPU (e.g. Q4AR CPU) Rem: Can be applied to a remote MELSECNET/H I/O module			

For detailed information on the following topic refer to the manuals:

- Networks → Melsecnet/10 Network System Reference Manual for QnA
- SFC → QnA-CPU Programming Manual (SFC)

Table of Special Registers

Table of special registers

(1) Diagnostic information

Number	Name	Meaning	Description	Set by (if set)	ACPU register D9 [][][]	Valid for:
SD0	Diagnostic errors	Diagnosis error code	Error codes for errors found by diagnosis are stored as BIN data. Contents identical to latest fault history information.	S (Error)	D9008 format change	
SD1	SD2 Clock time for diagnosis error occurrence Clock time for diagnosis error occurrence	Year (last two digits) and month that SD0 data was updated is stored as BCD 2-digit code. Example: October 1995 H9510 b15 b8 b7 b0 Year (0 to 99) Month (1 to 31)				
SD2		Clock time for diagnosis error occurrence	The day and hour that SD0 was updated is stored as BCD 2-digit code. Example: 10 p.m. on 25th H2510 b15 b8 b7 b0 Day (1 to 31) Hour (0 to 23)	S (Error)	New	
SD3			The minute and second that SD0 data was updated is stored as BCD 2-digit code. Example: 35 min 48s H3548 b15 b8 b7 b0 Minute (1 to 60) Second (1 to 60)			
SD4	Error information categories	Error information category code	Category codes which help indicate what type of information is being stored in the common information areas (SD5 through SD15) and the individual information areas (SD16 through SD26) are stored here. b15	S (Error)	New	

Number Name Meanii	g Description	Set by (if set)	ACPU register D9[][][]	Valid for:
SD5 SD6 SD7 SD8 SD9 SD10 SD11 SD12 SD13 SD14 SD15 Error common information Error comminformation Error common information Error common E		S (Error)	New	

Number	Name	Meaning	Description			Set by (if set)	ACPU register D9 [] [] []	Valid for	
Meaning	of the extensior	ns:					•		
	SD10 (SD9) SD11 (SD10) Futuraian name								
	Higher byte	Lower byte	Higher byte	Extension name	File type				
	51H	50H	41H	QPA	Parame	ters		1	
	51H	50H	47H	QPG	Sequence program			1	
	51H	43H	44H	QCD	Device of	comment			
	51H	44H	49H	QDI	Device i	nitial value			
	51H	44H	52H	QDR	File regi	ster			
	51H	44H	53H	QDS	Simulati	on data			
	51H	44H	4CH	QDL	Local de	evice			
	51H	54H	53H	QTS	Samplin	g trace data (QnA-0	CPU only)		
	51H	54H	4CH	QTL	Status latch data (QnA-CPU only)		J only)		
	51H	54H	50H	QTP	Program trace data (QnA-CPU only)		Program trace data (QnA-CPU o		
	51H	54H	52H	QTR	SFC trace file				
	51H	46H	44H	QFD	Trouble	history data		J	

Number	Name	Meaning	Description	Set by (if set)	ACPU register D9 [][][]	Valid for
SD16 SD17 SD18			Individual information corresponding to the error codes (SD0) is stored here. The following six types of information are stored here:			
			(1) File name/Drive name Example: File name =			
SD19 SD20			ABCDEFGH.IJK Number Meaning			
SD21			SD16 Drive b15 b0 B A			
SD22			SD18 File name D C			
SD23			SD20			
SD24			SD22 ASCII code: 3 characters K J SD23			
SD25			SD24 Vacant SD25 SD26			
SD26	Error individual information	Error individual information	Number	S (Error)	New	

Table of special registers (continued)

Number	Name	Meaning	Description	Set by (if set)	ACPU register D9 [][][]	Valid for:
SD16 SD17 SD18 SD19 SD20 SD21 SD22 SD23 SD24 SD25	Error individual information	Error individual information	(4) Parameter number (5) Annunciator number/ CHK instruction malfunction number Number Meaning SD16 Parameter No. SD17 SD18 SD19 SD20 SD21 Vacant SD22 SD23 SD24 SD25 SD26 SD26 SD26	S (Error)	New	•
SD50	Error reset	Error number that performs error reset	Stores error number that performs error reset	U	New	
SD51	Battery low latch	Bit pattern indicating where battery voltage drop occurred Bit pattern indicating	All corresponding bits go ON when battery voltage drops. Subsequently, these remain ON even after battery voltage has been returned to normal. D4 b3 b2b1 b0 CPU error Memory card A, alarm Memory card B, alarm Memory card B, error For a Q00J, Q00, and Q01CPU, only Bit 0 will be set. Same configuration as SD51 above	S (Error)	New	
SD52	Battery low	where battery voltage drop occurred	Subsequently, goes OFF when battery voltage is restored to normal.	(Error)	New	
SD53	AC DOWN de- tection	Number of times for AC DOWN	1 is added to the stored value each time the input voltage becomes 80 % or less of the rating while the CPU module is operating, and the value is stored in BIN code.	S (Error)	D9005	● Rem

Number	Name	Meaning	Description	Set by (if set)	ACPU register D9 [][][]	Valid for:
SD54	MINI link errors	Error detection state	(1) The relevant station bit goes ON when any of the installed MINI (-S3) X(n+0) /X(n+20), X(n+6)/(n+26), X(n+7)/(n+27) or X(n+8)/Xn+28) goes ON. (2) Goes ON when communications between the installed MINI (-S3) and the CPU are not possible. D15	S (Error)	D9004 format change	QnA- CPU
SD60	Blown fuse number	Number of module with blown fuse	Value stored here is the lowest station number of the module with the blown fuse, divided by 16.	S (Error)	D9000	•
SD61	I/O module veri- fication error	I/O module verification error module number	The lowest number of the module where the I/O module verification number took place.	S (Error)	D9002	Rem
SD62	Annunciator number	Annunciator number	The first annunciator number to be detected is stored here.	S (Instruction execution)	D9009	_
SD63	Number of annunciators	Number of annunciators	Stores the number of annunciators searched.	S (Instruction execution)	D9124	

Number	Name	Meaning	Description	Set by (if set)	ACPU register D9 [][][]	Valid for
SD64		Fable of letected nunciator detection number number	When F goes ON due to OUT F or SET F, the F numbers which go progressively ON from SD64 through SD79 are registered. F numbers turned OFF by RST F are deleted from SD64 to SD79,		D9125	
SD65			and are shifted to the data register following the data register where the deleted F numbers had been stored. Execution of the LEDR instruction shifts the contents of SD64 to SD79 up by one.		D9126	
SD66			(This can also be done by using the INDICATOR RESET switch on the front of the CPU of the Q3A/Q4ACPUI.) After 16 annunciators have been detected, detection of the 17th		D9127	
SD67			will not be stored from SD64 through SD79.		D9128	
SD68	SET			D9129		
SD69	Table of		SD63 0 1 2 3 2 3 4 5 6 7 8 9 8 Number of annunciators detected 0 50 50 50 50 50 50 50 50 50 50 50 50 5	S (Instruction execution)	D9130	
SD70	detected annunciator numbers				D9131	•
SD71					D9132	
SD72					New	
SD74					New	
SD75			SD79 0 0 0 0 0 0 0 0 0 0 0 0		New	
SD76					New	
SD77					New	
SD78					New	
SD79					New	
SD80	CHK number	CHK number	Error codes detected by the CHK instruction are stored as BCD code.	S (Instruction execution)	New	(except Q00J, Q00 and Q01CPU)

Number	Name	Meaning		Description	Set by (if set)	ACPU register D9 [] [] []	Valid for:
SD90			Corresponds to SM90			D9108	
SD91			Corresponds to SM91	F numbers that are set ON at setting value of step transition watchdog timer		D9109	
SD92			Corresponds to SM92	and watchdog timer over errors.		D9110	
SD93	Step transition		Corresponds to SM93	b15 b8 b7 b0		D9111	
SD94	watchdog timer setting value	F number for timer set value and time over	Corresponds to SM94	Setting of Setting of timer	U	D9112	(except Q00J,
SD95	(Enabled only when SFC pro-	error	Corresponds to SM95	F-number limit value (0 to 255) (1 to 255 s, in 1 s steps)	U	D9113	Q003, Q00 and Q01CPU)
SD96	gram exists)		Corresponds to SM96	Timer is started by turning SM90 through		D9114	QUIOFU)
SD97			Corresponds to SM97	SM99 ON during active step, and if the transition conditions for the relevant steps are not met within the timer limits,		New	ı
SD98			Corresponds to SM98	the designated annunciator (F) will go ON.		New	
SD99			Corresponds to SM99	ON.		New	
SD100	Transmission speed	Stores the transmission speed specified in the serial communication setting.	K96: 9600 bps, K192: K576: 57.6 kbps, K115	19.2 kbps, K384: 38.4 kbps, i2: 115.2 kbps		New	
SD101	Communication settings	Stores the settings for serial communication		check ogram correction disabled gram correction enabled	S (power on or reset)	New	Q00JCPU Q00CPU Q01CPU
SD102	Message waiting time	Stores the waiting time specified in the serial communication setting.	0: No waiting time 1 to F _H : Waiting time (u Default: 0	unit: 10 ms)		New	
SD105	CH1 transmission speed setting (RS232)	Stores the present transmission speed.		pps, K24: 2400 bps, K48: 4800 bps, 19.2 kbps, K384: 38.4 kbps, i2: 115.2 kbps	S	New	Q CPU (except Q00J, Q00 and Q01CPU)
SD110	Data sending result	Stores the data send- ing result when the serial communication is used.	Stores the error code v serial communication.	which occured during transmission using the	S (Error)	New	Q00JCPU
SD111	Data receiving result	Stores the data receiv- ing result when the serial communication is used.	Stores the error code wasing the serial commu	which occured when data was received unication.	S (Error)	New	Q00CPU Q01CPU
SD120	Error number for external power supply OFF	Module number which has external power supply error	Stores the smallest heapower supply is OFF.	ad number of the module whose external	S (Error)	New	Q CPU (except Q00J, Q00 and Q01CPU)

(2) System information

Number	Name	Meaning	Description	Set by (if set)	ACPU register D9 [][][]	Valid for:
SD130			The number of output modules whose fuses have blown are input as a bit pattern in units of 16 points. If the module numbers are set			
SD131			by parameter, the parameter-set numbers are stored.			
SD132			Blown fuses of remote station output modules will be detected also.			
SD133		The left methods	 A set bit is not automatically cleared when the module with the blown fuse is replaced. The flag is cleared by an error reset 			
SD134		The bit pattern (16 Bit) indicates the modules with a blown fuse.	operation.	S (Error)		
SD135	Modules with blown fuse		b15 b14b13 b12 b11 b10 b9 b8 b7 b6 b5 b4 b3 b2 b1 b0		New	
SD136	blown lusc	0 : No blown fuse 1 : Blown fuse	SD130 0 0 0 0 1 1 0 0 0 1 1 0 0 0 0 0 0 0			
SD137		detected	SD137 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0			Q00JCPU Q00CPU Q01CPU
SD150			When the power is turned on, the module numbers of the I/O modules whose information differs from the registered I/O module			
SD151			information are set in this register (in units of 16 points).			
SD152		The bit pattern	● I/O module information is also detected.			
SD153		(16 Bit) indicates the modules with	b15 b14 b13 b12 b11 b10 b9 b8 b7 b6 b5 b4 b3 b2 b1 b0			
SD154	I/O module verification error	verification errors. 0: No I/O	SD151 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	S (Error)	New	
SD155		verification error 1: I/O verification error present	PY190	(EITOI)		
SD156						
SD157			SD157 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0			

(2) System information

Number	Name	Meaning	Description	Set by (if set)	ACPU register D9 [] [] []	Valid for:
			The status of the remote I/O module is stored in the following format: b15 b4 b3 Vacant (1) Remote I/O module switch status Always 1: STOP	S (Continous)	New	Remote
		The CPU switch state is stored in the following format: b15	S (Every END processing)	New	Q00JCPU Q00CPU Q01CPU	
SD200	State of switch	State of CPU switch	(1) CPU switch status (0): RUN (1): STOP (2): L.CLR (2) Memory card switch Always OFF (3) DIP-Switch b8 to bC correspond to SW1 through SW5 of system setting switch 1. 0: OFF, 1: ON bD,bE and bF are vacant		New	Q CPU (except Q00J, Q00 and Q01CPU)
			The CPU switch state is stored in the following format: b15	S (Every END processing)	New	QnA CPU

(2) System information

Number	Name	Meaning	Description	Set by (if set)	ACPU register D9[][][]	Valid for:
SD201 LED statu	LED status	State of CPU-LED	The following bit patterns are used to store the statuses of the LEDs of the CPU: bF bC bB b8 b7 b4 b3 b0	S (Status change)	New	System Q CPU
			Information concerning which of the following states the LEDs on the CPU are stored in the following bit patterns: 0 is off, 1 is on, and 2 is flicker b15 b13b12 b8 b7 b4 b3 b0 (8) (7) (6) (5) (4) (3) (2) (1) (1): RUN (5): BOOT (2): ERROR (6): Card A (memory card) (3): USER (7): Card B (memory card) (4): BAT.ALARM (8): Vacant	S (Status change)	New	QnA CPU
SD202	LED off	Bit pattern of LED that is turned off	Stored bit patterns of LEDs turned off (Only USER and BOOT enabled) Turned off at 1, not turned off at 0	U	New	QnA CPU
		erating state of CPU CPU	The operating status of the remote I/O module is stored in the following format: b15 b4b3 Vacant (1) Remote I/O module operating status Always 2: STOP	S (Continous)	New	Remote
SD203	Operating state of CPU		The CPU operating state is stored as indicated in the following figure: b15 b12 b11 b8 b7 b4 b3 b0		D9015 (format change)	•
			(2): STOP/PAUSE cause 0: Key switch 1: Remote contact 2: Peripheral, computer link, or operation from some other remote source 3: Internal program instruction 4: Error Remark: Only the error that occurred first is stored.	(Every END processing)	(Control of the Control of the Contr	

Number	Name	Meaning	Description	Set by (if set)	ACPU register D9 [] [] []	Valid for:
SD206	Device test execution type	Indicates the kind of device test	When a device test is being executed by a programming device, the contents of this register reflects the state of the test: 0 = Test not yet executed 1 = Test of input devices (X) 2 = Test of output devices (Y) 3 = Test of input and output devices (X/Y)	S (Request)	New	Remote
SD207		Priorities 1 to 4	When error is generated, the LED display (flicker) is made according to the		D9038	
SD208		Priorities 5 to 8	error number setting priorities. The setting areas for priorities are as follows:		D9039 (format change)	
SD209	LED display priority ranking	Priorities 9 to 10	SD207 Priority 4 Priority 3 Priority 2 Priority 1 SD208 Priority 8 Priority 7 Priority 6 Priority 5 SD209 Priority 9 Priority 10 Priority 9 (4321H) (8765 H) (00A9 H) No display is made if "0" is set. However, even if "0" has been set, information concerning CPU operation stop (including parameter settings) errors will be indicated by the LEDs without conditions.	U	New	(except Q00J, Q00 and Q01CPU)
SD210	Clock data	Clock data (year, month)	The year (last two digits) and month are stored as BCD code at SD210 as shown below: b15 b12b11 b8 b7 b4 b3 b0 Example: July 1993 = H9307		D9025	
SD211	Clock data	Clock data (day, hour)	The day and hour are stored as BCD code at SD211 as shown below: b15	S/U (Request)	D9026	e Rem
SD212	Clock data	Clock data (minute, second)	The minutes and seconds (after the hour) are stored as BCD code at SD212 as shown below: b15 b12b11 b8 b7 b4 b3 b0 Example: 35 min, 48 sec. = H3548		D9027	

Table of special registers (continued)

Number	Name	Meaning		Description		Set by (if set)	ACPU register D9 [] [] []	Valid for:
SD213	Clock data	Clock data (day of the week)	below:	is stored as BCD code a		S/U (Request)	D9028	Q CPU Rem
	(day of the week)		The day of the week is stored as BCD code at SD213 as shown below: b15b12 b11b8 b7b4 b3b0 Day of week 0 Sunday 1 Monday 2 Tuesday 3 Wednesday 4 Thursday 5 Friday 6 Saturday		S/U (Request)		QnA CPU	
SD220			LED display ASCII da	ata (16 characters) stored				
SD221			SD220	15th character from the right	16th character from the right			
SD222			SD221	13th character from the right	14th character from the right			
SD223	LED display	Display indicator data	SD222	11th character from the right	12th character from the right	S	New	
SD224	data	Display indicator data	SD223	9th character from the right	10th character from the right	(Status change)	New	
SD226			SD224	7th character from the right	8th character from the right			
OSLEO			SD225	5th character from the right	6th character from the right			
SD227			SD226	3rd character from the right	4th character from the right			
SD240	Base mode	0: Automatic mode 1: Detail mode		SD227 1st character from the right 2nd character from the right Stores the base mode			New	O CDU
SD241	Number of ex- tension bases	0: Basic only 1 to 7: Number of extension bases	Stores the number of	extension bases being	installed	S (Initial)	New	Q CPU Rem

Number	Name	Meaning	Description	Set by (if set)	ACPU register D9 [][][]	Valid for:
	A/O hasa	0: QA[][]B is installed	b4 b3 b2 b1 b0 Fixed to 0 Main base 1st expansion base 2nd expansion base 3rd expansion base 4th expansion base When no expansion base is installed, the value for b1 to b4 is fixed to "0".	- S (Initial)		Q00JCPU Q00CPU Q01CPU
SD242	A/Q base	Installed (A mode) 1: Q[][]B is installed (Q mode)	b7 b2 b1 b0 Fixed to 0 to Main base 1st expansion base to 7th expansion base When no expansion base is installed, the value for b1 to b7 is fixed to "0".		New	System Q CPU (except Q00JCPU Q00CPU Q01CPU)
SD243	Number of base slots	Number of base slots The areas for the 5th to 7th expan- sion base are fixed to "0" for a	bF bC bB b8 b7 b4 b3 b0 SM243 3rd ext. 2nd ext. 1th ext. Basic SM244 7th ext 6th ext. 5th ext. 4th ext.	S (Initial)	New	System Q CPU
SD244		Q00JCPU, Q00CPU or Q01CPU	The number of slots being installed is stored in the respective areas for the basic base and the extension bases (ext.).	(maay		
SD250	Loaded maximum I/O	Loaded maximum I/O No.	When SM250 goes from OFF to ON, the upper 2 digits of the final I/O number plus 1 of the modules loaded are stored as BIN values.	S (Request END)	New	•
SD251	Head I/O No. for replacement	Head I/O number for module replacement	Stores upper two digits of the first I/O number of an I/O module that is removed/replaced in the online status.	U	D9094	Q2A (S1) Q3A Q4A Q4AR
SD253	RS422 baud rate	RS422 baud rate	Stores the baud rate of RS422: 0: 9600 bps, 1: 19,2 bps, 2: 38,4 bps	S (When changed)	New	QnA CPU

Number	Name	Меа	aning	Description	Set by (if set)	ACPU register D9 [][][]	Valid for:
SD254			of modules stalled	Indicates the number of modules installed on NET/10			
SD255			I/O No.	NET/10 I/O number of first module installed			
SD256			Network No.	NET/10 network number of first module installed			•
SD257		Informa- tion from 1st module	Group Number	NET/10 group number of first module installed			
SD258	-	module	Station No.	NET/10 station number of first module installed	•		
SD259	MELSECNET/10 information		Standby information	In the case of standby stations, the module number of the standby station is stored. (1 to 4)	S on (Initial)	New	
SD260 — SD264			on from 2nd odule	Configuration is identical to that for the first module.			● (except
SD265 — SD269	Inform		on from 3rd odule	Configuration is identical to that for the first module.			Q00JCPU Q00CPU Q01CPU)
SD270 SD274			on from 4th	Configuration is identical to that for the first module.			
SD280	SD280 CC-Link error Error detection status		ection status	(3) (2) (1) b15 b12 b11 b8 b7 b4 b3 b0 1st module 2nd module 3rd module 4th module (1) When Xn0 of the installed CC-Link goes ON, the bit corresponding to the station switches ON. (2) When either Xn1 or XnF of the installed CC-Link switch OFF, the bit corresponding to the station switches ON. (3) Switches ON when the CPU cannot communicate with the installed CC-Link.	S (error)	New	Q CPU
				(2) (1) b15 to b9 b8 to b0 1th module to 8th module (1) When Xn0 of the installed CC-Link goes ON, the bit corresponding to the station switches ON. (2) When either Xn1 or XnF of the installed CC-Link switch OFF, the bit corresponding to the station switches ON.	S (error)	New	QnA

Number	Name	Meaning	Description	Set by (if set)	ACPU register D9 [][][]	Valid for:
SD290		Number of points allocated for X	Stores the number of points currently set for X			
SD291		Number of points allocated for Y	Stores the number of points currently set for Y			● Rem
SD292		Number of points allocated for M	Stores the number of points currently set for M			
SD293		Number of points allocated for L	Stores the number of points currently set for L			•
SD294		Number of points allocated for B	Stores the number of points currently set for B			• Rem
SD295		Number of points allocated for F	Stores the number of points currently set for F			•
SD296	Device allocation (Same as parameter contents)	Number of points allocated for SB	Stores the number of points currently set for SB	•		• Rem
SD297		Number of points allocated for V	Stores the number of points currently set for V	S (Initial)	New	
SD298		Number of points allocated for S	Stores the number of points currently set for S			
SD299		Number of points allocated for T	Stores the number of points currently set for T			•
SD300		Number of points allocated for ST	Stores the number of points currently set for ST			
SD301		Number of points allocated for C	Stores the number of points currently set for C			
SD302		Number of points allocated for D	Stores the number of points currently set for D			
SD303	Device allocation	Number of points allocated for W	Stores the number of points currently set for W			● Rem
SD304	(Same as parame- ter contents)	Number of points allocated for SW	Stores the number of points currently set for SW			
SD315	Time reserved for communication processing	Time reserved for communication processing	Reserves the designated time for communication processing with the GX developer or other units. The greater the value is designated, the shorter the response time for communication with other devices (GX Developer, serial communication units becomes. Setting range: 1 to 100 ms. If the specified value is out of range, it is assumed to no setting. The scan time becomes longer by the specified time.	END processing	New	System Q CPU

Number	Name	Mea	aning	Description	Set by (if set)	ACPU register D9 [] [] []	Valid for:
SD340			of modules talled	• Indicates the number of modules installed on Ethernet.			
SD341			I/O number	Ethernet I/O number of the first module installed.			
SD342			Network number	Ethernet network number of the first module installed.			System Q CPU Rem
SD343		Informa-	Group number	• Ethernet group number of the first module installed.			
SD344		tion from 1st module	Station number	Ethernet station number of the first module installed.			
SD345 and SD346	Ethernet information		Vacant	Vacant (With a System Q CPU, the Ethernet IP adress of the first module is stored in buffer memory.	S (Initial)	New	
SD347			Vacant	Vacant (With System Q CPU, the Ethernet error code of the first module is read with the ERRORRD instruction.			Systen Q
SD348 to SD354			on from 2nd odule	Configuration is identical to that for the first module.			CPU (except Q00JCPU Q00CPU Q01CPU)
SD355 to SD361			on from 3rd odule	Configuration is identical to that for the first module.			
SD362 to SD368			on from 4th odule	Configuration is identical to that for the first module.			
SD340			of modules talled	• Indicates the number of modules installed on Ethernet.	_		
SD341			I/O number	• Ethernet I/O number of the first module installed.			
SD342			Network number	Ethernet network number of the first module installed.			
SD343		Informa- tion from	Group number	Ethernet group number of the first module installed.			
SD344		1st module	Station number	Ethernet station number of the first module installed.			
SD345 and SD346	Ethernet information		IP address	Ethernet IP address of the first module installed.	S (Initial)	New	QnA CPU
SD347			Error code	• Ethernet error code of the first module installed.			
SD348 to SD354	Inf		on from 2nd odule	Configuration is identical to that for the first module.			
SD355 to SD361			on from 3rd odule	Configuration is identical to that for the first module.			
SD362 to SD368			on from 4th odule	Configuration is identical to that for the first module.			

Number	Name	Meaning	Description	Set by (if set)	ACPU register D9 [] [] []	Valid for:	
SD380	Ethernet instruction reception status	Instruction reception status of the 1st module	b15 b8 b7 b6 b5 b4 b3 b2 b1 b0 0 0 Status of channel 1 Status of channel 2 Status of channel 3 Status of channel 4 Status of channel 5 Status of channel 6 Status of channel 7 Status of channel 8 ON: Received (Channel is used) OFF: Not received (Channel is not used)	S (Initial)		New	
SD381		Instruction reception status of the 2nd module	Configuration is identical to that for the first module.			QnA CPU	
SD382		Instruction reception status of the 3rd module	Configuration is identical to that for the first module.				
SD383		Instruction reception status of the 4th module	Configuration is identical to that for the first module.				
SD392	Software version	Internal system software version	The software version is stored in the high byte of SD392 in ASCII code. For example, Version "A" is stored as 41 _H . The data in the low byte is indefinite. Note: The internal system software version may differ from the version indicated by the version symbol printed on the case.	S (Initial)	D9060		
SD395	Multiple CPU number	1: CPU No. 1 2: CPU No. 2 3: CPU No. 3 4: CPU No. 4	Stores the number of the CPU when she is operated in a multi-CPU system.	S (Initial)	New	Q02CPU Q02HCPU Q06HCPU Q12HCPU Q25HCPU with function Ver. B or later	

(3) System clocks/counters

Number	Name	Meaning	Description	Set by (if set)	ACPU register D9[][][]	Valid for:
SD412	1 second counter	Number of counts in 1-second units	Following programmable controller CPU RUN, 1 is added each second. Count repeats from 0 to 32767 to -32768 to 0	S (Status change)	D9022	
SD414	n = 1 second steps	2n second clock units	Stores value n of 2n second clock (Default is 30). Setting can be made between 1 and 32767.		New	
SD415	n = 1 ms steps	2n ms clock units	Stores value n of 2n ms clock (Default is 30). Setting can be made between 1 and 32767.	U	New	System Q CPU (except Q00JCPU Q00CPU Q01CPU)
SD420	Scan counter	Number of counts in each scan	Incremented by 1 for each scan execution after the PC CPU is set to RUN. Count repeats from 0 to 32767 to -32768 to 0.	S (Every END processing)	New	•
SD430	Low speed scan counter	Number of counts in each scan	Incremented by 1 for each scan execution after the PC CPU is set to RUN. Count repeats from 0 to 32767 to -32768 to 0. Used only for low speed execution type programs.	S (Every END processing)	New	(except Q00JCPU Q00CPU Q01CPU)

(4) Scan information

Number	Name	Meaning	Description	Set by (if set)	ACPU register D9 [] [] []	Valid for:
SD500	Execution program No.	Execution type of program being executed	Program number of program currently being executed is stored as BIN value.	S (Status change)	New	• (except
SD510	Low speed program No.	File name of low speed execution in progress	Program number of low speed program currently being executed is stored as BIN value. Enabled only when SM510 is ON.	S (Every END processing)	New	Q00JCPU Q00CPU Q01CPU)
SD520		Current scan time (in 1 ms units)	Stores current scan time (in 1 ms units) Range from 0 to 65535		D9017 (format change)	
SD521	Current scan time	Current scan time (in 1 μs units)	Stores current scan time (in 1 μ s units) Range from 00000 to 900 (Example) A current scan of 23.6 ms would be stored as follows: $D520 = 23$ $D521 = 600$	S (Every END processing)	New	•
SD522	latial anna tima	Initial scan time (in 1 ms units)	Stores scan time for first scan (in 1 ms units). Range from 0 to 65535	S	(First END processing) New	• (except
SD523	Initial scan time	Initial scan time (in 100 μs units)	Stores scan time for first scan (in 1 μ s units). Range of 000 to 900	(First END processing)		Q00JCPU Q00CPU Q01CPU)
SD524	Minimum scan	Minimum scan time (in 1 ms units)	Stores minimum value of scan time (in 1 ms units). Range from 0 to 65535	S	D9018 (format change)	
SD525	- time	Minimum scan time (in 100 μs units)	Stores minimum value of scan time (in 100 µs units). Range of 000 to 900	(Every END processing)	New	
SD526	Maximum scan	Maximum scan time (in 1 ms units)	Stores meximum value of scan time, excepting the first scan. (in 1 ms units). Range from 0 to 65535	ts).	D9019 (format change)	•
SD527	time	Maximum scan time (in 100 μs units)	Stores maximum value of scan time, excepting the first scan. (in 100 μs units). Range of 000 to 900	(Every END processing)	New	
SD528	For low speed	Current scan time (in 1 ms units)	Stores current scan time for low speed execution type program (in 1 ms units).	0		
SD529	execution type programs current scan time	Current scan time (in 100 μs units)	Stores current scan time for low speed execution type program (in 100 μs units). Range of 000 to 900	S (Every END processing)	New	
SD532	Minimum scan time for low	Minimum scan time (in 1 ms units)	Stores minimum value of scan time for low speed execution type program (in 1 ms units). Range from 0 to 65535	S	New	•
SD533		Minimum scan time (in 100 μs units)	Stores minimum value of scan time for low speed execution type program (in 100 μs units). Range of 000 to 900	(Every END processing)	New	(except Q00JCPU Q00CPU Q01CPU)
SD534	Maximum scan time for low	Maximum scan time (in 1 ms units)	Stores the maximum scan time for all except low speed execution type program s first scan (in 1 ms units). Range from 0 to 65535	s	N.	
SD535	speed execution type programs	Maximum scan time (in 100 μs units)	Stores the maximum scan time for all except low speed execution type program s first scan (in 100 μs units). Range of 000 to 900	(Every END processing)	New	

Number	Name	Meaning	Description	Set by (if set)	ACPU register D9 [] [] []	Valid for:
SD540	END processing	END processing time (in 1 ms units)	Stores time from completion of scan program to start of next scan (in 1 ms units). Range from 0 to 65535	S	New	
SD541	time	END processing time (in 100 μs units)	Stores time from completion of scan program to start of next scan (in 100 μs units). Range of 000 to 900	(Every END processing)		•
SD542	Constant scan	Constant scan wait time (in 1 ms units)	Stores wait time when constant scan time has been set (in 1 ms units). Range from 0 to 65535	S (First END processing)	New	
SD543	wait time	Constant scan wait time (in 100 µs units)	Stores wait time when constant scan time has been set (in 100 μs units). Range of 000 to 900	(i not End processing)	New	
SD544	Cumulative exe- cution time for	Cumulative execution time for low speed execution type programs (in 1 ms units)	Stores cumulative execution time for low speed execution type programs (in 1 ms units). Range from 0 to 65535 Cleared to 0 following 1 low speed scan	S	New	
SD545	low speed exe- cution type pro- grams	Cumulative execution time for low speed execution type programs (in 100 µs units)	Stores cumulative execution time for low speed execution type programs (in 100 μs units). Range of 000 to 900 Cleared to 0 following 1 low speed scan	(Every END processing)		(except Q00JCPU
SD546	Execution time for low speed	Execution time for low speed execution type programs (in 1 ms units)	Stores low speed program execution time during 1 scan (in 1 ms units). Range from 0 to 65535 Stores each scan	S (Every END processing)	New	Q00CPU Q01CPU)
SD547	execution type programs	Execution time for low speed execution type programs (in 100 µs units)	Stores low speed program execution time during 1 scan (in 100 μs units). Range of 000 to 900 Stores each scan			
SD548	Scan program	Scan program execution time (in 1 ms units)	Stores execution time for scan execution type program during 1 scan (in 1 ms units). Range from 0 to 65535 Stores each scan	O	Nou	
SD549	execution time	Scan program execution time (in 100 μs units)	Stores execution time for scan execution type program during 1 scan (in 100 μs units). Range of 000 to 900 Stores each scan	(Every END processing)	New	
SD550	Service interval measurement module	Unit/module No.	Sets I/O number for module that measures service interval.	U	New	
SD551	Service interval time	Module service interval (in 1 ms units)	When SM 551 is ON, stores service interval for module designated by SD 550 (in 1 ms units). Range from 0 to 65535	S	New	(except Q00JCPU Q00CPU
SD552		Module service interval (in 100 μs units)	When SM551 is ON, stores service interval for module designated by SD550 (in 1 μs units). Range from 000 to 999	(Request)	11011	Q01CPU)

(5) Memory cards

Number	Name	Meaning	Description	Set by (if set)	ACPU register D9 [] [] []	Valid for:
SD600	Memory card A	Memory card A	Indicates memory card A model installed. bF b8 b7 b4 b3 b0 0 Drive 1 (RAM) 1: SRAM Drive 2 (ROM) 0: Does not exist (1: SRAM) 2: ATA FLASH 3: FLASH ROM	S (Initial and card removal)	New	System Q CPU (except Q00JCPU Q00CPU Q01CPU)
	models	models	Indicates memory card A model installed. b15 b8b7 b4b3 b0 0 Drive 1 0: Does not exist 1: SRAM Drive 2 (ROM) 2: EEPROM 3: FLASH ROM	S (Initial and card removal)	New	QnA CPU
SD602	Drive 1 (RAM) capacity	Drive 1 capacity	Drive 1 capacity is stored in 1 k byte units	S (Initial and card removal)	New	• (except
SD603	Drive 2 (ROM) capacity	Drive 2 capacity	Drive 2 capacity is stored in 1 k byte units	S (Initial and card removal)	New	Q00JCPU Q00CPU Q01CPU)
SD604	Memory card Ause conditions		The use conditions for memory card A are stored as bit patterns (in use when ON). The significance of these bit patterns is indicated below: b0 : BOOT operation (QBT) b8 : b9 : CPU fault history (QFD) b3 : Device intital value (QDI) b4 : File Register (QDR) b5 : Trace (QTS) b6 : b5 : Trace (QTS) b6 : b7 : b7 : b8 : b7 : b8	S (Status change)	New	System Q CPU (except Q00JCPU Q00CPU Q01CPU)
SD604			The use conditions for memory card A are stored as bit patterns (in use when ON). The significance of these bit patterns is indicated below: b0 : BOOT operation (QBT) b1 : Parameters (QPT) b2 : Device comments (QCD) b3 : Device intitial value (QDI) b4 : FIe Register (QDR) b5 : Sampling trace (QTS) b6 : Status latch (QTL) b7 : Program trace (QTP) bF :	S (Status change)	New	QnA CPU

(5) Memory cards

Number	Name	Meaning	Description	Set by (if set)	ACPU register D9 [] [] []	Valid for:
SD620	Memory card B	Memory card B	Indicates memory card B models installed bF b8b7 b4b3 b0 0	S (Initial)	New	System Q CPU
Models models	models	Indicates memory card B models installed b15 b8b7 b4b3 b0 □ → □ □ Drive 1 □ 0: Does not exist □ (RAM) 1: SRAM □ Drive 2 □ (ROM) □ Compare 2 □ Compare 2 □ Compare 2 □ Compare 3 □ Comp	S (Initial)	New	QnA CPU	
			Drive 3 capacity is stored in 1k byte units With a Q CPU, this value is fixed to "61" because of the built-in 61k RAM.	S (Initial)	New	System Q CPU
SD622	Drive 3 (RAM) capacity	Drive 3 capacity	Drive 3 capacity is stored in 1k byte units	S (Initial)	New	Q2(S1) Q3A Q4A Q4AR CPU
SD623	Drive 4 (ROM) capacity	Drive 4 capacity	Drive 4 capacity is stored in 1k byte units	S (Initial)	New	Q2(S1) Q3A Q4A Q4AR System Q CPU
	Drive 3 use conditions	Drive 3 use conditions	The use condition of drive 3 is indicated by bit 4: b4 = OFF: Drive 3 is not used b4 = ON: Drive 3 is used to store file registers	S (Status change)	New	Q00JCPU Q00CPU Q01CPU
SD624	Drive 3 and 4 use conditions	Drive 3 and 4 use conditions	The use conditions for memory card B are stored as bit patterns (In use when ON) The significance of these bit patterns is indicated below: b0 : BOOT operation (QBT) b8 : b9 : CPU fault history (QFD) b2 : Device comments (QCD) bA : SFC trace (QTS) b3 : Device initital value (QDI) bB : Local device (QDL) b5 : Trace (QTS) bC : b5 : Trace (QTS) bD : b5 : b7 : bF :	S (Status change)	New	System Q CPU (except Q00JCPU Q00CPU Q01CPU)
	Memory card B use conditions	Memory card B use conditions	The use conditions for memory card B are stored as bit patterns (In use when ON) The significance of these bit patterns is indicated below: b0 : BOOT operation (QBT) b8 : Simulation data (QDS) b9 : CPU fault history (QFD) b2 : Device comments (QCD) b4 : File Register (QDR) b5 : Sampling trace (QTS) b6 : Status latch (QTL) b7 : Program trace (QTP) bE : bF :	S (Status change)	New	Q2(S1) Q3A Q4A Q4AR CPU

Number	Name	Meaning		Descript	ion	Set by (if set)	ACPU register D9 [] [] []	Valid for:
SD640	File register drive	Drive number	Stores drive number b	peing used by file reg	ister	S (Status change)	New	
SD641			Stores file register file of QDRSET instruction		n) selected at parameters or by use			
SD642			b15		b7 b0			
SD643	File register	File register		nd character	1st character	0		
SD644	file name	file name		h character	3rd character	S (Status change)	New	
30044				h character	5th character			•
SD645				h character ar. of extension	7th character			
SD646				ar. of extension	2nd char. of extension			
SD647	File register capacity	File register capacity	Stores the data capac	ity of the currently se	elected file register in 1 K word units.	S (Status change)	New	
SD648	File register block number	File register block number	Stores the currently se	elected file register b	lock number.	S (Status change)	D9035	
SD650	Comment drive	Comment drive	Stores the comment drive number selected at the parameters or by the QCDSET instruction.			S (Status change)	New	
SD651			Stores the comment file name (with extension) selected at the parameters or					
SD652			by the QCDSET instru	iction in ASCII code.				
SD653			b15		b7 b0			
20003	Comment file	Comment file name		d character h character	1st character	S	New	
SD654	name			h character	3rd character 5th character	(Status change)	INEW	
SD655				h character	7th character			
			SD655 1st ch	ar. of extension	2EH (.)			•
SD656			SD656 3rd ch	ar. of extension	2nd char. of extension			(except
SD660		Boot designation file drive number	Stores the drive numb stored.	er where the boot de	esignation file (*.QBT) is being	S (Initial)	New	Q00JCPU Q00CPU Q01CPU)
SD661			Stores the file name o	f the boot designation	n file (*.OBT).			
SD662			b15		b7 b0			
SD663	Boot operation designation file			d character	1st character			
		File name of boot designation file		h character	3rd character	S (Initial)	New	
SD664	designation file		h character	5th character	(1.11101)			
SD665				h character ar. of extension	7th character			
SD666				ar. of extension	2nd char. of extension			

(6) Instruction related registers

Number	Name	Meaning	Description	Set by (if set)	ACPU register D9 [] [] []	Valid for:	
SD705						•	
SD706	Mask pattern	Mask pattern	During block operations, turning SM705 ON makes it possible to use the mask pattern being stored at SD705 (or at SD705 and SD706 if double words are being used) to operate on all data in the block with the masked values.	U	New	(except Q00JCPU Q00CPU Q01CPU)	
SD714	Number of vacant com- munication request regi- stration areas	0 to 32	Stores the number of vacant blocks in the communications request area for remote terminal modules connected to the AJ71PT32-S3.	S (During execution)	M9081	QnA CPU	
SD715			Patterns masked by use of the IMASK instruction are stored in the following				
SD716	IMASK instruction mask pattern			manner:			
SD717		instruction Mask pattern	SD715 115 114 113 112 111 110 19 18 17 16 15 14 13 12 11 10 SD716 31 30 129 128 127 126 125 124 123 122 121 120 119 118 17 116 SD717 147 146 145 144 143 142 141 140 139 138 137 136 135 134 133 32	S (During execution)	New	•	
SD718 SD719	Accumulator	Accumulator	For use as replacement for accumulators used in A-series programs.	S/U	New		
SD720	Program No. destination for PLOAD instruction	Program number destination for PLOAD instruction	Stores the program number of the program to be loaded by the PLOAD instruction when designated. The destination range is from 1 to 124.	U	New	System Q CPU	
SD730	No. of vacant registration area for CC- Link communi- cation request	0 to 32	Stores the number of vacant registration areas for the request for communication with the intelligent device station connected to A(1S)J61QBT61.	S (During execution)	New	QnA CPU	
SD736	PKEY input	PKEY input	SD that temporarily stores keyboard data input by means of the PKEY instruction.	S (During execution)	New	(except Q00JCPU Q00CPU Q01CPU)	

(6) Instruction related registers

Number	Name	Meaning	Description	Set by (if set)	ACPU register D9 [][][]	Valid for:
SD738 SD738 SD739 SD740 SD740 SD741 SD742 SD743 SD744 SD745 SD746 SD747 SD748 SD749 SD750 SD751 SD752 SD753 SD754 SD755 SD756 SD757 SD758 SD759 SD760 SD761 SD762 SD760 SD761 SD762 SD763 SD764 SD765 SD766 SD766 SD767 SD768 SD766 SD767	Message storage	1st character Message storage	Stores the message designated by the MSG instruction. b15 ← → b8 b7 ← → b0 SD738	S (During execution)	New	except Q00JCPU Q00CPU Q01CPU)
SD774 and SD775	PID limit set- ting	0: Limit set 1: Limit not set	● Designate the limit for each PID loop as follows: b15	U	New	System Q CPU (except Q00JCPU Q00CPU Q01CPU)
SD780	Remaining No. of simultane- ous executions of CC-Link dedicated instructions	0 to 32	Stores the remaining number of simultaneous executions of CC-Link dedicated instructions.	U	New	QnA CPU
SD781 to SD793	Mask pattern of IMASK instruction	Mask pattern	Stores the mask pattern masked by the IMASK instruction as follows: b15	S (During execution)	New	System Q CPU

(7) Debugging

Number	Name	Meaning	Description				Set by (if set)	ACPU register D9 [] [] []	Valid for:
SD806			Stores file name conducted as A	e (with extension) from point	in time when status latch	was			
SD807			b1		b7	b0			
SD808			SD806	2nd character	1st character		_		
	Status latch file name	Status latch file name	SD807	4th character	3rd character		S (During evention)	New	
SD809	Hame	name	SD808	6th character	5th character		(During execution)		
SD810			SD809 SD810 1	8th character st char, of extension	7th character 2EH (.)				
00010				ord char. of extension	2nd char. of extension	on			
SD811									
SD812			Stores step num	nber from point in time whe	n status latch was conduc	ted			
SD813									O-A ODII
00010			SD812		Pattern*	_			QnA CPU
SD814			SD813 SD814		ock No. , / transition No.	_			
SD815			SD814 SD815		ice step No. (L)	_			
50013			SD816		ce step No. (H)				
SD816	Status latch step	Status latch step	*Contents 1514 tc) 0 0 1 1	t No. FC block designation esent (1)/absent (0) FC block designation esent (1)/absent (0) FC transition designation esent (1)/absent (0)		S (During execution)	D9055 format change	

(8) Latch area

Number	Name	Meaning	Description			Set by (if set)	ACPU register D9 [][][]	Valid for:					
SD900	Drive where power was interrupted	Access file drive num- ber during power loss	Stores drive	number if file was being acc	essed during power loss.		S (Status change)	New					
SD901				me (with extension) in ASCII	code if file was being acce	essed							
SD902			during power										
00000							b1		b7	b0			
SD903	File name active	Access file name	SD901	2nd character	1st character		S						
SD904	during power loss	during power loss	SD902	4th character	3rd character	_	(Status change)	New					
			SD903 SD904	6th character 8th character	5th character 7th character		(* * * * * * * * * * * * * * * * * * *						
SD905			_	1st char. of extension	2EH (.)	-							
			L -	Brd char. of extension	2nd char. of extension	on							
SD906													
SD910			Stored in sec	uence that PU key code wa	s entered.								
SD911				h15 - h0	h7 . h0								
SD912				b15 ← b8									
SD913			SD91 SD91		1st character				QnA CPU				
			SD91		3rd character 5th character								
SD914			SD91		7th character								
SD915			SD91		9th character								
SD916			SD91	5 12th character	11th character								
SD917			SD91		13th character		S						
	RKEY input	RKEY input	SD91		15th character		(During execution)	New					
SD918			SD91		17th character 19th character		(2 amig exceases)						
SD919			SD91 SD92	•	21th character								
SD920			SD92 SD92		23th character								
SD921			SD92		25th character								
SD922			SD92	3 28th character	27th character								
			SD92		29th character								
SD923			SD92	32th character	31st character								
SD924													
SD925													

(9) Blown fuse detection module

Number	Name	Meaning	Description	Set by (if set)	ACPU register D9 [][][]	Valid for:	
SD1300			The numbers of output modules whose fuses have blown are input as a bit pattern (in units of 16 points).		D9100		
SD1301			(If the module numbers are set by parameter, the parameter-set numbers are stored.)		D9101		
SD1302			Also detects blown fuse condition at remote station output modules.		D9102		
SD1303			b15 b14 b13 b12 b11 b10 b9 b8 b7 b6 b5 b4 b3 b2 b1 b0		D9103		
SD1304		Bit pattern in units of 16 points, indicating the modules whose fuses have blown 0 : No blown fuse 1 : Blown fuse present SD1300 0 0 0 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0	SD1301 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0		D9104		
SD1305	Fuse blown		l •	S	D9105	(except Q00JCPU Q00CPU Q01CPU)	
SD1306	module		¹ Indication of blown fuse	(Error)	D9106		
SD1307						D9107	401010)
SD1308					New		
SD1309				New			
SD1330					Now		
SD1331					New		
SD1350 to SD1381	External power supply disconnected	Bit pattern in units of 16 points, indicating the modules whose external power supply has been disconnected 0: External power supply disconnected 1: External power supply is not disconnected	The numbers of output modules whose external power supply is disconnected are stored as bit pattern (in units of 16 points). (If the module numbers are set by parameter, the parameter-set numbers are stored.) b15 b14 b13 b12 b11 b10 b9 b8 b7 b6 b5 b4 b3 b2 b1 b0	S (Error)	New	System Q CPU (except Q00JCPU Q00CPU Q01CPU)	

(10) I/O module verification

Number	Name	Meaning	Description	Set by (if set)	ACPU register D9 [][][]	Valid for:
SD1400			When the power is turned on, the module numbers of the I/O modules whose information differs from the registered I/O module information are set in this		D9116	
SD1401			register (in units of 16 points)." (If the I/O numbers are set by parameter, the parameter-set numbers are stored.) Also detects I/O module information. SD1400 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0		D9117	
SD1402					D9118	
SD1403		Bit pattern, in units		S (Error)	D9119	(except Q00JCPU Q00CPU Q01CPU)
SD1404		of 16 points, indicating the			D9120	
SD1405	I/O module	modules with verification errors.			D9121	
SD1406	verification error	0 : No I/O verification errors			D9122	
SD1407		1 :I/O verification error present	with verification error		D9123	QUIOI O
SD1408					New	
SD1409 to SD1430					New	
SD1431					New	

(11) MELSEC A to MELSEC QnA series/MELSEC System Q conversion correspondences

For a conversion from the A series to the Q series or the System Q the special registers D9000 through D9255 (A series) correspond to the diagnostic special registers SD1000 to SD1255 of the Q series and the System Q.

These diagnostic special registers are all set by the system and cannot be changed by a user-program. Users intending to set or reset these registers should alter their programs so that only real System Q/QnA diagnostic special registers are applied.

An exception are the special registers D9200 through D9255. The data in these registers can be changed by the user. Therefore, the user can change the data in the diagnostic special registers SD1200 to SD1255 after the conversion.

Refer to the manuals of the CPUs and the networks MELSECNET and MELSECNET/B for detailed information on the special relays of the A series.

NOTE

For the device numbers for which a equivalent System Q/QnA diagnostic special register for modification is specified, modify it to the special register for a System Q/QnA CPU. If no equivalent System Q/QnA diagnostic special register is specified, the special register after conversion can be used.

A CPU special register	Special register after conversion	Equivalent Q/QnA diagnostic special register	Name	Meaning	Valid for:
D9000	SD1000		Fuse blown	Number of module with blown fuse	
D9001	SD1001		Fuse blown	Number of module with blown fuse	System Q
D9002	SD1002		I/O module verification error	I/O module verification error module number	- QnA CPU
D9004	SD1004		MINI link errors	Stores setting status made at parameters (modules 1 to 8)	QnA CPU
D9005	SD1005		AC DOWN counter	Number of times for AC DOWN	
D9008	SD1008	SD0	Self-diagnostic error	Self-diagnostic error number	
D9009	SD1009	SD62	Annunciator detection	F number at which external failure has occurred	
D9010	SD1010		Error step	Step number at which operation error has occurred.	
D9011	SD1011	No function for a System Q/QnA CPU	Error step	Step number at which operation error has occurred.	
D9014	SD1014		I/O control mode	I/O control mode number	
D9015	SD1015	SD203	Operating state of CPU	Operating state of CPU	System Q QnA CPU
D9016	1016	No function for a System Q/QnA CPU	Program number	Stores sequence program under execution as BIN value	
D9017	SD1017	SD520	Scan time	Minimum scan time (10 ms units)	
D9018	SD1018	SD524	Scan time	Scan time (10 ms units)	
D9019	SD1019	SD526	Scan time	Maximum scan time (10 ms units)	
D9020	SD1020	No function for a System Q/QnA CPU	Constant scan	Constant scan time (User sets in 10 ms units)	

Valid for:	Meaning	Name	Equivalent Q/QnA diagnostic special register	Special register after conversion	A CPU special register
	Scan time (in 1 ms units)	Scan time		SD1021	D9021
	Time	Time	SD412	SD1022	D9022
	Clock data (year, month)	Clock data	SD210	SD1025	D9025
	Clock data (day, hour)	Clock data	SD211	SD1026	D9026
	Clock data (minute, second)	Clock data	SD212	SD1027	D9027
	Clock data (day of week)	Clock data	SD213	SD1028	D9028
	Use block No.	Extension file register	SD648	SD1035	D9035
	Device number when individual devices from extension file register are directly	Extension file register for designation of device number	No function for a System Q/QnA CPU	SD1036 SD1037	D9036
System	accessed Priorities 1 to 4	-	00007		
QnA CF		LED display priority ranking	SD207	SD1038	D9038
	Priorities 5 to 7		SD208	SD1039	D9039
	Step or time during sampling trace	For sampling trace		SD1044	D9044
	Block number of extension file register	Work area for SFC	W	SD1049	D9049
1	Error code generated by SFC program	SFC program error number		SD1050	D9050
	Block number where error occurred	Error block	No function for a	SD1051	D9051
	Step number where error occurred	Error step	System Q/QnA CPU	SD1052	D9052
or	Transition condition number where error occurred	Error transition		SD1053	D9053
	Sequence step number where error occurred	Error sequence step		SD1054	D9054
	Status latch step	Status latch	SD812	SD1055	D9055
QnA CF	Software version of internal software	Software version	SD392	SD1060	D9060
	Computer link data check	PC communications check	No function for a System Q/QnA CPU	SD1072	D9072
ati-	Number of empty blocks in communications request registration area	Number of empty blocks in communications request registration area	SD714	SD1081	D9081
	Default value 10s	Register for setting time check value		SD1085	D9085
System QnA CF	AnN: Address area for sub routine of microcomputer program AnA: No function QnA: Total of special function modules	AnN: Address area for sub routine of microcomputer program AnA: No function QnA: Total of special function modules	No function for a System Q/QnA CPU	SD1090	D9090
	Self-diagnosis detailed error code	Detailed error code		SD1091	D9091
	Head I/O number for replacement	Head I/O number for replacement	SD251	SD9094	D9094

A CPU special register	Special register after conversion	Equivalent Q/QnA diagnostic special register	Name	Meaning	Valid for:
D9100	SD1100				
D9101	SD1101				
D9102	SD1102				
D9103	SD1103			Bit pattern in units of 16 points, indicating	
D9104	SD1104	_	T use blown module	the modules whose fuses have blown	
D9105	SD1105				
D9106	SD1106				
D9107	SD1107				
D9108	SD1108			Sets value for the step transfer monitoring	
D9109	SD1109			timer in the lower byte. The setting range is from 1 to 255 seconds.	
D9110	SD1110		Step transfer monitoring timer b setting T fr	Sets the number of F which turn on when the monitoring time is over in the higher	
D9111	SD1111			byte. The monitoring timer starts when any relay from SM1108 through SM1114 is set. If the transfer condition following a step which corresponds to the timer is not established within the set time, the set annunciator (F)	System Q QnA CPU
D9112	SD1112				
D9113	SD1113				
D9114	SD1114			is turned on.	
D9116	SD1116		I/O module verification error		
D9117	SD1117			Bit pattern in units of 16 points, indicating the modules with verification errors	
D9118	SD1118				
D9119	SD1119				
D9120	SD1120	_			
D9121	SD1121				
D9122	SD1122				
D9123	SD1123				
D9124	SD9124	SD63	Annunciator detection quantity	Annunciator detection quantity	
D9125	SD9125	SD64			
D9126	SD9126	SD65			
D9127	SD9127	SD66			
D9128	SD9128	SD67	Annunciator detection number	Annunciator detection number	
D9129	SD9129	SD68	Amuniciator detection number	Annunciator detection number	
D9130	D9130 SD9130	SD69			
D9131	SD9131	SD70	1		
D9132	SD9132	SD71			

A CPU special register	Special register after conversion	Equivalent Q/QnA diagnostic special register	Name	Meaning	Valid for:
D9200	SD1200	_	LRDP processing results	0 : Normal End 2 : LRDP instruction setting fault 3 : Error at relevant station 4 : Relevant station LRDP execution disabled	
D9201	SD1201	_	LWTP processing results	0 : Normal End 2 : LRDP instruction setting fault 3 : Error at relevant station 4 : Relevant station LWTP execution disabled	
D9202	SD1202	_		Stores conditions for up to numbers 1 to 16	
D9203	SD1203	_	Landard Park Palance	Stores conditions for up to numbers 17 to 32	
D9241	SD1241	_	Local station link type	Stores conditions for up to numbers 33 to 48	
D9242	SD1242	_		Stores conditions for up to numbers 49 to 64	
D9204	SD1204	_	Link state	O: Forward loop, during data link Reverse loop, during data link C: Loopback implemented in forward/reverse directions C: Loopback implemented only forward direction Loopback implemented only inreverse direction Diata link disabled	QnA CPU
D9205	SD1205	_	Station implementing loopback	Station that implemented forward loopback	
D9206	SD1206	_	Station implementing loopback	Station that implemented forward loopback	
D9207	SD1207	_		Maximum value	
D9208	SD1208	_	Link scan time	Minimum value	
D9209	SD1209			Present value	
D9210	SD1210	_	Number of retries	Stored as cumulative value	
D9211	SD1211	_	Number of times loop selected	Stored as cumulative value	
D9212	SD1212	_		Stores conditions for up to Stations 1 to 16	
D9213	SD1213	_	Local station operation state	Stores conditions for up to Stations 17 to 32	
D9214	SD1214	_	Local Station operation state	Stores conditions for up to Stations 33 to 48	
D9215	SD1215	_		Stores conditions for up to Numbers 49 to 64	

A CPU special register	Special register after conversion	Equivalent Q/QnA diagnostic special register	Name	Meaning	Valid for:
D9216	SD1216	_		Stores conditions for up to Numbers 1 to 16	
D9217	SD1217	_		Stores conditions for up to Numbers 17 to 32	
D9218	SD1218	_	Local station error detect state	Stores conditions for up to Numbers 33 to 48	
D9219	SD1219	_		Stores conditions for up to Numbers 49 to 64	
D9220	SD1220	_		Stores conditions for up to Numbers 1 to 16	
D9221	SD1221	_	Local station parameters non-conforming; remote I/O station I/O allocation error	Stores conditions for up to Numbers 17 to 32	
D9222	SD1222	_		Stores conditions for up to Numbers 33 to 48	
D9223	SD1223	_		Stores conditions for up to Numbers 49 to 64	
D9224	SD1224	_		Stores conditions for up to Numbers 1 to 16	QnA CPU
D9225	SD1225	_	Local station and remote I/O	Stores conditions for up to Numbers 17 to 32	
D9226	SD1226	_	underway	Stores conditions for up to Numbers 33 to 48	
D9227	SD1227	_		Stores conditions for up to Numbers 49 to 64	
D9228	SD1228	_		Stores conditions for up to Numbers 1 to 16	
D9229	SD1229	_	Local station and remote I/O station error	Stores conditions for up to Numbers 17 to 32	
D9230	SD1230	_		Stores conditions for up to Numbers 33 to 48	
D9231	SD1231	_		Stores conditions for up to Numbers 49 to 64	

A CPU special register	Special register after conversion	Equivalent Q/QnA diagnostic special register	Name	Meaning	Valid for:
D9232	SD1232	_		Stores conditions for up to Numbers 1 to 8	
D9233	SD1233	_		Stores conditions for up to Numbers 9 to 16	
D9234	SD1234	_	Local station and remote I/O	Stores conditions for up to Numbers 17 to 24	
D9235	SD1235	_		Stores conditions for up to Numbers 25 to 32	
D9236	SD1236	_	station loop error	Stores conditions for up to Numbers 33 to 40	
D9237	SD1237	_		Stores conditions for up to Numbers 41 to 48	
D9238	SD1238	_		Stores conditions for up to Numbers 49 to 56	
D9239	SD1239	_		Stores conditions for up to Numbers 57 to 64	
D9240	SD1240	_	Number of times communications errors detected	Stores cumulative total of receive errors	
D9243	SD1243	_	Station number information for host station	Stores station number (0 to 64)	QnA CPU
D9244	SD1244	_	Number of link device stations	Stores number of slave stations	
D9245	SD1245	_	Number of times communications errors detected	Stores cumulative total of receive errors	
D9248	SD1248	_	Local station operation state	Stores conditions for up to Numbers 1 to 16	
D9249	SD1249	_		Stores conditions for up to Numbers 17 to 32	
D9250	SD1250	_		Stores conditions for up to Numbers 33 to 48	
D9251	SD1251	_		Stores conditions for up to Numbers 49 to 64	
D9252	SD1252	_	Local station error conditions	Stores conditions for up to Numbers 1 to 16	
D9253	SD1253	_		Stores conditions for up to Numbers 17 to 32	
D9254	SD1254	_		Stores conditions for up to Numbers 33 to 48	
D9255	SD1255			Stores conditions for up to Numbers 49 to 64	

A.5.2 Table of special registers (D) (A series only)

Special registers (D) are data registers provided for specific applications inside the CPU. Therefore, do not write data to the special registers in the program (except for the registers tagged by ②).

In general there are two types of special relays:

- Special registers that are written to automatically by the CPU and can only be read (and reset) by the user.
- Special registers that can be written to only under certain conditions.

The usage of special registers in a sequence program has to be checked accordingly.

The following table contains an overview of the entire MELSEC A series special registers including a description of their purposes.

Table of special registers (A series)

Number	Meaning	Description	Details	CPU
D9000	Fuse blown	Fuse blown module number	When fuse blown modules are detected, the lowest number of detected units is stored in hexadecimal (example: When fuses of Y50 to 6F output modules have blown, '50 is stored in hexadecimal). In order to monitor the number by peripheral devices, perform monitor operation given in hexadecimal. (Cleared when all contents of D9100 to D9107 are reset to 0.) Fuse blow check is executed also to the output modules of remote I/O stations.	
D9002	I/O module verify error	I/O module verify error unit number	If I/O modules, of which data are different from data entered, are detected when the power is turned on, the first I/O number of the lowest number unit among the detected units is stored in hexadecimal. (Storing method is the same as that of D9000.) To monitor the number by peripheral devices, perform monitor operation given in hexadecimal. (Cleared when all contents of D9116 to D9123 are reset to 0.) I/O module verify check is executed also to the modules of remote I/O terminals.	
● D9004	MINI link master module error	Error detection status	Error status of the MINI(S3) link detected on loaded (AJ71PT32(S3)) is stored. Please refer to the MELSECNET/MINI-S3 manual for more informations.	Only for AnA-, AnAS-, AnU-CPUs
● D9005	AC DOWN counter	AC DOWN count	1 is added each time input voltage becomes 80 % or less of rating while the CPU unit is performing operation, and the value is stored in BIN code.	
● D9008	Self-diagnostic error	Self-diagnostic error number	When error is found as a result of self-diagnosis, error number is stored in BIN code.	Only for AnS-CPUs, A2C-CPU
	Annunciator detection	F number at which external failure has occurred	When one of F0 to 255 is turned ON by OUT F or SET F, the F number, which has been detected earliest among the F numbers which have turned on, is stored in BIN code. D9009 can be cleared by RST F or LEDR instruction. If another F number has been detected, the clearing of D9009 causes the next number to be stored in D9009.	Not for A3N-CPU, A3M-CPU, A3A-CPU, A3H-CPU
D9009			When one of F0 to F255 is turned on by OUT F or SET F, the F number, which has been detected earliest among the F numbers which have turned on, is stored in BIN code. D9009 can be cleared by executing RST F or LEDR instruction or moving INDICATOR RESET switch on CPU front to ON position. If another F number has been detected, the clearing of D9009 causes the next number to be stored in D9009.	Only for A3N-CPU, A3M-CPU, A3A-CPU, A3H-CPU
D9010	Error step	Step number at which operation error has occurred	When operation error has occurred during execution of application instruction, the step number, at which the error has occurred, is stored in BIN code. Thereafter, each time operation error occurs, the contents of D9010 are renewed.	Not for A3H-CPU, A3M-CPU
● D9011	Error step	Step number at which operation error has occurred	When operation error has occurred during execution of application instruction, the step number, at which the error has occurred, is stored in BIN code. Since storage into D9011 is made when M9011 changes from off to on, the contents of D9010 cannot be renewed unless M9011 is cleared by user program.	

Number	Meaning	Description	Details	СРИ
D9014	I/O control mode	I/O control mode number	The I/O control mode set is returned in any of the following numbers: 0: Both input and output in direct mode 1: Input in refresh mode, output in direct mode 3: Both input and output in refresh mode	Not for A3H-CPU, A3M-CPU, An-CPUs
D9015	CPU operating states	Operating states of CPU	The operating states of CPU as shown below are stored in D9015: D15	
	ROM/RAM setting	0: ROM 1: RAM 2: EEPROM	Indicates the setting of memory select chip. One value of 0 to 2 is stored in BIN code.	Only for A1-CPU, A1N-CPU
D9016	Program number	O: Main program (ROM) 1: Main program (RAM) 2: Subprogram (RAM)	Indicates which sequence program is run presently. One value of 0 to 2 is stored in BIN code. "2" is not stored when A1S, A0J2H, A2C, A2, A2N, A2N-F, A2A, A2A-F and A2U is used.	Not for A1-CPU, A1N-CPU
D9017	Scan time	Minimum scan time (per 10 ms)	If scan time is smaller than the contents of D9017, the value is newly stored at each END. Namely, the minimum value of scan time is stored into D9017 in BIN code.	
D9018	Scan time	Scan time (per 10 ms)	Scan time is stored in BIN code at each END and always rewritten.	
D9019	Scan time	Maximum scan time (per 10 ms)	If scan time is larger than the contents of D9019, the value is newly stored at each END. Namely, the maximum value of scan time is stored into D9019 in BIN code.	
2 D9020	Constant scan	Constant scan time (Set by user in 10 ms increments)	Sets the interval between consecutive program starts in multiples of 10 ms. 0: No setting 1 to 200: Set. Program is executed at intervals of (set value) x 10 ms	Not for A-CPUs
D9021	Scan time	Scan time (1 msec unit)	Scan time is stored and updated in BIN code after every END.	Only for AnA-, AnAS-, AnU-CPUs

Number	Meaning	Description	Details	СРИ
D9022	1 second counter	Counts 1 every second.	When the PC CPU starts running, it starts counting 1 every second. It starts counting up from 0 to 32767, then down to -32768 and then again up to 0. Counting repeats this routine.	Only for AnA-, AnAS-, AnU-CPUs
⊘ D9025	Clock data	(Year, month)	Stores the year (2 lower digits) and month in BCD: Example: 1992, July = H9207I Stores the year (2 lower digits) b15 b12 b11 b8 b7 b4 b3 b0 Year Month	Only for AnA-CPUs, AnU-CPUs, AnN-CPUs, A1S-CPU
2 D9026	Clock data	(Day, hour)	Stores the day and hour in BCD: Example: b15 b12 b11 b8 b7 b4 b3 b0 31st, 10 o clock	Only for AnA- AnAS-, AnU-CPUs, AnN-CPUs, AnS-CPUs
⊘ D9027	Clock data	(Minute, second)	Stores the minute and second in BCD: Example: 35 minutes, 48 seconds = H3548 b15 b12 b11 b8 b7 b4 b3 b0 Minutes Seconds	Only for AnA-, AnAS-, AnU-CPUs, AnN-CPUs, AnS-CPUs
⊘ D9028	Clock data	(Day of week)	Stores the day of the week in BCD: (0=Sunday, 1=Monday, 2=Tuesday etc.): b15 b12 b11 b8 b7 b4 b3 b0 Day of week	Only for AnA-, AnAS-, AnU-CPUs, AnN-CPUs, AnS-CPUs

Number	Meaning	Description	Details		CPU
D9021	Remote terminal parameter setting	1 to 61		on number (1 to 61) of remote terminal modules connected Setting is not necessarily in the order of station numbers.	
D9022	-		Data configuration:		
D9023 D9024	<u> </u>		D9021	Remote terminal module No. 1 area	
	<u> </u>		D9022	Remote terminal module No. 2 area	
D9025	<u> </u>			:	
D9026	-			:	
D9027	-			; ;	
D9028	-		D9032	Remote terminal module No. 12 area	
D9029	-		D9033	Remote terminal module No. 13 area	
D9030	-		D9034	Remote terminal module No. 14 area	
D9031	-				Only for
D9032	-				A2C-CPU
D9033	-				
D9034	A		0		
	Attribute of remote terminal module	MINI standard protocol No protocol	0 or 1 at each bit. 0: Conforms to the	ch remote terminal module connected to A2C and A52G with ne MINI standard protocol or remote terminal unit. ode of AJ35PTF-R2	
			Data configuration:		
D9035			b15b1	4b13b12b11b10 b9 b8 b7 b6 b5 b4 b3 b2 b1 b0	
				Indication of module with blown fuse	
			Bit b0 specifies the b2 for module 3 etc	attribute for special function module 1, bit b1 for module 2, c.	
D9036	Total number of stations	1 to 64		per of stations (1 to 64) of I/O modules and remote terminal connected to an A2C or A52G.	Only for A2C-CPU
D9036	For designating extension file register device numbers	The device number used for getting direct access to each device for extension file register	write in 2 words at Use consecutive nu	ce number for the extension file register for direct read and D9036 and D9037 in BIN data. Imbers beginning with R0 of block No. 1 to designate device	Only for AnA-, AnAS-, AnU-CPU
D9037			numbers.		AIIU-UPU
D9038	LED indication priority	Priority 1 to 4	Sets priority of ERF error code numbers	ROR LEDs which illuminate (or flicker) to indicate errors with s.	
		Priority 5 to 7		e priority setting areas is as shown below.	Only for AnA-, AnAS-, AnU-CPUs,
D9039			For details, refer to	Priority 0 the applicable CPUs User s Manual and the ACPU	A2C-CPU, AnS-CPUs
			(Fundamentals) Pro	gramming manual.	
D9055	Status latch step number	Status latch step	Stores the step nur	nber when status latch was executed.	Only for AnA-, AnAS-, AnU-CPUs

Number	Meaning	Description	Details	CPU
	Indication of an errorneous station	0: Normal 1: Error	If an error occurs during the communication with a remote module, the corresponding bit of this module is set "1" in the register. This bit is set "1", if the communication failed after the number of retries specified in D9174. The bit even remains set, if the error has been corrected and the station has been re-joined. Data configuration:	
D9056 to D9059			D9056	Only for A2C-CPU
D9061	Communication error code	0: Normal 1: Initial data error 2: Line error	Stores error code when M9061 is turned on (communication with I/O modules or remote terminal modules fails). Total number of stations of I/O modules or remote terminal modules or number of retries is not normal. Initial program contains an error. Cable breakage or power supply of I/O modules or remote terminal modules is turned off.	Only for A2C-CPU
D9072	PC communication check	Data check by AJ71C24(S3/S6/S8)	In the loopback test mode of individual AJ71C24(S3/S6/S8), the AJ71C24(S3/S6/S8) executes data write/read and communication check.	Only for AnA-, AnAS-, AnU-CPUs
D9073	Clock data	Year and month	The functions correspond to that of the special register D9035.	
D9074	Clock data	Day and hour	The functions correspond to that of the special register D9036.	Only for
D9075	Clock data	Minute and second	The functions correspond to that of the special register D9037. A2C-CPL C24(-PRI	
D9076	Clock data	Day of week	The functions correspond to that of the special register D9038.	
D9081	Number of communication request executed to remote terminal modules	0 to 32	Stores the number of communication requests executed to remote terminal modules connected to AJ71PT32(S3), A2C and A52G. Subtracts 1 at completion of communication with a remote terminal module.	Only for AnA-, AnAS-, AnU-CPUs, A2C-CPU
D9082	Final connected station number	Final connected station number	Stores the final station number of I/O modules and remote terminal modules connected to A2C and A52G.	Only for A2C-CPU
D9090	Microcomputersubroutine input data area head device number	Depends on the microcomputer program package to be used.	For details, refer to the manual of each microcomputer program package.	Not for AnA-, AnAS-, AnU-CPUs
D9091	Instruction error	Instruction error detail number	Stores the detail code of cause of an instruction error.	Only for AnA- AnAS, AnU-CPUs
D9091	Microcomputer subroutine call error code	Depends on the microcomputer program package to be used.	For details, refer to the manual of each microcomputer program package.	Not for AnA- AnAS, AnU-CPUs
28 D9094	Changed I/O module head address	Changed I/O module head address	Stores upper 2 digits of the head I/O address of I/O modules to be loaded or unloaded during online mode in BIN code. Example: Input module X2F0 = H2F	Only for AnN-CPUs, AnA- AnAS-, AnU-CPUs
O D9100	Fuse blow module	Fuse blow module bit pattern	Stores the output module number of the fuses have blown in the bit pattern. D9100 D91000 D910000 D91000 D910000 D9100000	Only for A1S-CPU

Number	Meaning	Description	Details	CPU
1 D9100	Fuse blown module	Bit pattern in units of 16 points of fuse blow modules	Output module numbers (in units of 16 points), of which fuses have blown, are entered in bit pattern. (Preset output unit numbers when parameter setting has been performed.)	
1 D9101			,	
1 D9102			D9101 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 D9101 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
1 D9103			D9107 0 0 1 0 0 0 0 0 0 0 0 0 0 0	Not for A1S-CPU,
1 D9104			Fuse blow check is executed also to the output module of remote I/O station.	with AnS-CPUs only D9100 to D9103
D9105			(If normal status is restored, clear is not performed. Therefore, it is required to perform clear by user program.)	
1 D9106				
1 D9107				
1 D9116	I/O modules with verification error	Bit pattern of module numbers	If the current status of an I/O module differs from the prescribed status after POWER ON, within the bit pattern of D9116 the bit assigned to the according I/O module is set (assignment via parameters). After restoring the normal status the bit has to be reset to 0 by the sequence program.	Only for A1S-CPU
D9116	I/O module verify error	Bit pattern in units of 16 points of verify error units	When I/O modules, of which data are different from those entered at power-on, have been detected, the I/O unit numbers (in units of 16 points) are entered in	
D9117		or verify error units	bit pattern. (Preset I/O unit numbers when parameter setting has been performed.)	
D9118			, , , , , , , , , , , , , , , , , , , ,	
D9119			<u>. b15, b14, b13, b12, b11, b10, b9, b8, b7, b6, b5, b4, b3, b2, b1, b0</u>	
D9120			D9116 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Not for A1S-CPU,
D9121			D9123 0 1 0 0 0 0 0 0 0 0 0 1 0 0 0	with AnS-CPUs only D9116 to D9119)
D9122			Indication of I/O module	
D9123			with verification error I/O module verify check is executed also to remote I/O station modules. (If normal status is restored, clear is not performed. Therefore, it is required to perform clear by user program.)	
D9124	Annunciator detection quantity	Annunciator detection quantity	When one of F0 to 255 is turned on by OUT F or SET F 1 is added to the contents of D9124. When RST F or LEDR instruction is executed, 1 is subtracted from the contents of D9124. (If the INDICATOR RESET switch is provided to the CPU, pressing the switch can execute the same processing.) Quantity, which has been turned on by OUT F or SET F is stored into D9124 in BIN code. The value of D9124 is maximum 8.	

Number	Meaning	Description	Details	CPU
	Annunciator detection number	Annunciator detection number	When one of F0 to 255 is turned on by OUT F or SET F, F number, which has turned on, is entered into D9125 to D9132 in BIN code. F number, which has been turned off by RST F, is erased from D9125 to D9132, and the contents of data registers succeeding the data register, where the erased F number was stored, are shifted to the preceding data registers. By executing LEDR instruction, the contents of D9125 to D9132 are shifted upward by one. (For A3N, 3HCPU, it can be performed by use of INDICATOR RESET switch on front of CPU module.) When there are 8 annunciator detections, the 9th one is not stored into D9125 to 9132 even if detected.	
D9125 — D9132			D9009	
D9133 — D9140	Remote terminal card information	00: No I/O module or remote terminal module or initial communication impossible 01: Input module or remote terminal module 10: Output module	Stores information of I/O modules and remote terminal modules connected to the A2C and A52G corresponding to station number. Information of I/O modules and remote terminal modules is for input, output and remote terminal module identification and expressed as 2-bit data. 00: No I/O module or remote terminal module or initial communication impossible. 01: Input module or remote terminal module 10: Output module Data configuration D9133 8 7 6 5 4 3 2 1 D9134 16 15 14 13 12 11 10 9 D9135 16 23 22 21 20 19 18 17 : D9139 56 55 54 53 52 51 50 49 D9140 64 63 62 61 60 59 58 57 — Station numbers —	Only for A2C-CPU

Number	Meaning	Description	Details	СРИ
D9141 — D9172	Number of times of retry execution	Number of retries	Stores the number of retries executed to I/O modules or remote terminal modules which caused communication error. (Retry processing is executed the number of times set at D9174.) Data becomes 0 when communication is restored to normal. Station number setting of I/O modules and remote terminal modules is as shown below. D9141	Only for A2C-CPU
D9173	Mode setting	O: Automatic online return enabled 1: Automatic online return disabled 2: Transmission stop at online error 3: Line check Number of retrices	Mode Setting Mode 0 (Automatic online return enabled): When an I/O module or a remote terminal module caused a communication error, the station is placed offline. The communication with normal stations is continued. When the faulty station returns to normal, it is placed online. Mode1 (Automatic online return disabled): When an I/O module or a remote terminal module caused a communication error, the station is placed offline. The communication with normal stations is continued. Though a faulty station returned to normal, communication is not restored unless the station module is restarted. Mode 2 (Transmission stop at online error): When an I/O module or a remote terminal module caused a communication error, communications with all stations is stopped. Though a faulty station returned to normal, communication is not restored unless the station module is restarted. Mode 3 (Line check): Checks hardware and connecting cables of I/O modules and remote terminal modules.	Only for A2C-CPU
D9174	Setting of the number of retries	Number of retries	Sets the number of retries executed to I/O modules and remote terminal modules and remote terminal modules which caused communication error. Sets for 5 times at power on. Set range: 0 to 32 If communication with an I/O module or a remote terminal module is not restored to normal after set number of retries, such module is regarded as a faulty station.	Only for A2C-CPU
D9175	Line error retry counter	Number of retries	Stores the number of retries executed at line error (time out). Data becomes 0 when line is restored to normal and communication with I/O modules and remote terminal modules is resumed.	Only for A2C-CPU

Table of special registers (A series)

Number	Meaning	Description	Details	CPU
D9180 — D9193	Remote terminal module error number	Error code (0: normal)	Stores error code of a faulty remote terminal module when M9060 is turned on. The error code storage areas for each remote terminal module are as shown below. D9180 Remote special module No.1 D9181 Remote special module No.2 Remote special module No.3 : : : : : : : : : : : : : : : : : :	Only for A2C-CPU
D9196 — D9199	Faulty station detection	Bit pattern of the faulty station	When Yn4 of each remote terminal is set from OFF to ON. Bit which corresponds to faulty I/O module or remote terminal module is set (1). (Bit which corresponds to a faulty station is set when normal communication cannot be restored after executing the number of retries set at D9174.) If automatic online return is enabled, bit which corresponds to a faulty station is reset (0) when the station is restored to normal. Data configuration D9196 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 D9197 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 D9198 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 D9199 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49	Only for A2C-CPU

NOTE

After switching OFF the power supply, a latch clear or a RESET all special registers are reset. If the RUN key switch is switched to STOP the contents of the registers are retained.

The contents of the special registers tagged $oldsymbol{0}$ are even retained, if the normal status is restored. They can be reset as follows:

- Insert a program line into the sequence program that resets the special register via an RST instruction due to a specified execution condition.
- Force a RESET via a programming terminal.
- Reset the CPU by switching the key switch on the CPU to RESET.

The special registers tagged **2** can only be set and reset by the sequence program.

The special registers tagged **9** are set and reset in the test mode of a programming terminal.

A.5.3 Table of link registers (A series only)

Link registers are set or reset during data communications in a network depending on various conditions. They store the status of communications and errors within the network as a numeric value. By monitoring a link register any station number with a fault diagnosis can be read.

The processing of link registers depends on whether the CPU is installed in a master or a local station.

Link registers in the master station

Number	Meaning	Description	Details
D9200	LRDP processing result	O: Normal 2: LRDP instruction setting fault 3: Corresponding station error 4: LRDP cannot be executed in the corresponding station	Stores the execution result of the LRDP (word device read) instruction. LRDP instruction setting fault: Faulty setting of the LRDP instruction constant, source, and/or destination. Corresponding station error: One of the stations is not communicating. LRDP cannot be executed in the corresponding station: The specified station is a remote I/O station.
D9201	LWTP processing result	O: Normal 2: LWTP instruction setting fault 3: Corresponding station error 4: LWTP cannot be executed in the corresponding station	Stores the execution result of the LWTP (word device write) instruction. LWTP instruction setting fault: Faulty setting of the LWTP instruction constant, source, and/or destination. Corresponding station error: One of the stations is not communicating. LWTP cannot be executed in the corresponding station: The specified station is a remote I/O station.
D9202	Link type of a local station (see also D9241, D9242)	Status of stations 1 to 16	The data registers store the compatibility of the slave stations to the MELSECNET or MELSECNET/II.
D9203	(Status of stations 17 to 32	If a slave station is compatible to the MELSECNET/II the corresponding bit of the special register stores a "1". If it is compatible to the MELSECNET a "0" is stored.
D9204 (Continue)	Link status	O: Data link in forward loop 1: Data link in reverse loop 2: Loopback in forward/reverse direction 3: Loopback in forward direction 4: Loopback in reverse direction 5: Data link impossible	Stores the present path status of the data link. Data link in forward loop Master station 1 2 Station 2 Forward loop Master station 1 Station 2 Reverse loop Master station 1 Station 2 Reverse loop

Number	Meaning	Description	Details
	Link status		Loopback in forward/reverse loops Master Station Station Station n Forward loop Reverse loop
D9204			Loopback in forward loop only Master Station Station 2 Forward loop Station 1 Station 1 Forward loop
			Loopback in reverse loop only Master Station Station Station n Reverse loop
D9205*	Loop executing station	Station executing forward loopback	Stores the local or remote I/O station number at which loopback is being executed.
D9206*	Loop executing station	Station executing reverse loopback	In the above example, 1 is stored into D9205 and 3 into D9206. If data link returns to normal status (data link in forward loop), values in D9205 and D9206 remain 1 and 3. Reset using sequence program or the RESET key.
D9207*	Link scan time	Maximum value	Stores the data link processing time with all local and remote I/O stations.
D9208*	Link scan time	Minimum value	Input (X), output (Y), link relay (B), and link register (W) assigned in link parameters communi-
D9209*	Link scan time	Present value	cation with the corresponding stations every link scan. Link scan is a period of time during which data link is executed with all connected slave stations, independently of the sequence program scan time.
D9210*	Retry count	Total number stored	Stores the number of retry times due to transmission error. Count stops at a maximum of "FFFF _H ". RESET to return the count to 0.
D9211*	Loop switching count	Total number stored	Stores the number of times the loop line has been switched to reverse loop or loopback.

Number	Meaning	Description	Details
D9212	Local station operating status	Stores the status of stations 1 to 16	Stores the local station numbers which are in STOP or PAUSE mode.
D9213		Stores the status of stations 17 to 32	D9212
D9214*		Stores the status of stations 33 to 48	D9214 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 D9215 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49
D9215*		Stores the status of stations 49 to 64	Station numbers When a local station is switched to STOP or PAUSE mode, the bit corresponding to the station number in the register becomes "1". Example: When station 7 switches to STOP mode, bit 6 in D9212 becomes "1", and when D9212 is monitored, its value is "64 (49н)".
D9216	Local station error detection	Stores the status of stations 1 to 16	Stores the local station numbers which are in error.
D9217		Stores the status of stations 17 to 32	D9216
D9218*		Stores the status of stations 33 to 48	D9218 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 D9219 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49
D9219*		Stores the status of stations 49 to 64	Station numbers If a local station detects an error, the bit corresponding to the station number becomes "1". Example: When station 6 and 12 detect an error, bits 5 and 11 in D9216 become "1", and when D9216 is monitored, its value is "2080 (8204)".
D9220	Local station parameter mis- matched or remote station I/O	Stores the status of stations 1 to 16	Stores the local station numbers which contain mismatched parameters or of remote station numbers for which incorrect I/O assignment has been made.
D9221	assignment error	Stores the status of stations 17 to 32	D9220 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
D9222*		Stores the status of stations 33 to 48	D9221 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 D9222 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33
D9223*		Stores the status of stations 49 to 64	Station numbers If a local station acting as the master station of tier 3 detects a parameter error or a remote station contains an invalid I/O assignment, the bit corresponding to the station number becomes "1".
			Example: When local station 5 and remote I/O station 14 detect an error, bits 4 and 13 in D9220 become "1", and when D9220 is monitored, its value is "8208 (2010 _H)".
D9224	Initial communication between local or remote I/O stations	Stores the status of stations 1 to 16	Stores the local or remote station numbers while they are communicating the initial data with their relevant master station.
D9225		Stores the status of stations 17 to 32	D9224 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
D9226*		Stores the status of stations 33 to 48	D9225 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 D9226 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 D9227 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49
D9227*		Stores the status of stations 49 to 64	Station numbers The bit corresponding to the station number which is currently communicating the initial settings becomes "1". Example: When stations 23 and 45 are communicating, bit 6 of D9225 and bit 12 of D9226 become "1", and when D9225 is monitored, its value is "64 (40+)", and when D9226 is monitored, its value is "4096 (1000+)".

Number	Meaning	Description	Details
D9228	Local or remote I/O station error	Stores the status of stations 1 to 16	Stores the local or remote station numbers which are in error.
D9229		Stores the status of stations 17 to 32	D9228 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17
D9230*		Stores the status of stations 33 to 48	D9230 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 D9231 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49
D9231*		Stores the status of stations 49 to 64	The bit corresponding to the station number with the error becomes "1". Example: When local station 3 and remote I/O station 14 have an error, bits 2 and 13 of D9228 become "1", and when D9228 is monitored, its value is "8196 (2004н)".
D9232	Local or remote I/O station loop error	Stores the status of stations 1 to 8	Stores the local or remote station numbers which a forward or reverse loop error has occurred.
D9233		Stores the status of stations 9 to 16	D9232 RVRVRVRVRVRVRVRVRVRVRVRVRVRVRVRVRVRVRV
D9234		Stores the status of stations 17 to 24	D9233 RVRVRVRVRVRVRVRVRV 16 15 14 13 12 11 10 9 D9234 RVRVRVRVRVRVRVRVRVRV
D9235		Stores the status of stations 25 to 32	D9235 24 23 22 21 20 19 18 17
D9236		Stores the status of stations 33 to 40	D9136 RVRVRVRVRVRVRVRV 40 39 38 37 36 35 34 33 D9237 RVRVRVRVRVRVRVRVRV
D9237		Stores the status of stations 41 to 48	48 47 46 45 44 43 42 41 D9238 RVRVRVRVRVRVRVRVRVRV 56 55 54 53 52 51 50 49
D9238		Stores the status of stations 49 to 56	D9239 RVRVRVRVRVRVRVRV 64 63 62 61 60 59 58 57
D9239		Stores the status of stations 57 to 64	In the above table, "F" indicates a forward loop line and "R" a reverse loop line. The bit corresponding to the station number at which the forward or reverse loop error has occurred, becomes "1". Example: When the forward loop line of station 5 has an error, bit 8 of D9232 become "1", and when D9232 is monitored, its value is "256 (100+)".
D9240	Number of receive error detection times	Total number stored	Stores the number of times the following transmission errors have been detected: CRC, OVER, AB.IF Count is made to a maximum of FFFH. RESET to return the count to 0.
D9241*	Link type of local station (see also D9202, D9203)	Stores the status of stations 33 to 48	The data registers store the compatibility of the slave stations to the MELSECNET or MELSECNET/II. If a slave station is compatible to the MELSECNET/II the corresponding bit of the special
D9242*		Stores the status of stations 49 to 64	register stores a "1". If it is compatible to the MELSECNET a "0" is stored.
D9243	Own station number check	Stores a station number (0 to 64)	Allows a local station to confirm its own station number.
D9244	Total number of slave stations	Stores the number of slave stations	Indicates the number of slave stations in one loop.
D9245	Number of receive error detection times	Total number stored	Stores the number of times the following transmission errors have been detected: CRC, OVER , AB.IF Count is made to a maximum of FFFFH. RESET to return the count to 0.

Number	Meaning	Description	Details
D9248	Local station operating status	Stores the status of stations 1 to 16	Stores the local station number which is in STOP or PAUSE mode.
D9249		Stores the status of stations 17 to 32	D9196 16 15 14 13 12 11 10 9 8 57 56 55 54 53 52 51 50 50 50 50 50 50 50
D9250*		Stores the status of stations 33 to 48	D9198 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 D9199 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49
D9251*		Stores the status of stations 49 to 64	The bit corresponding to the station number which is in STOP or PAUSE mode, becomes "1". Example: When local stations 7 and 15 are in STOP mode, bits 6 and 14 of D9248 become "1", and when D9248 is monitored, its value is "16448 (4040н)".
D9252	Local station error	Stores the status of stations 1 to 16	Stores the local station number other than the host, which is in error.
D9253		Stores the status of stations 17 to 32	D9196 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 1 10 10 10 10 10
D9254*		Stores the status of stations 33 to 48	D9198 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 D9199 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49
D9255*		Stores the status of stations 49 to 64	The bit corresponding to the station number which is in error, becomes "1". Example: When local station 12 is in error, bit 11 of D9252 becomes "1", and when D9252 is monitored, its value is "2048 (800+)".

 $^{^{\}star}$ The tagged special registers cannot be applied within MELSECNET/B.

Table of Special Registers	

Appendix Index

Index

Α	В
A series compatible data link instructions 8-72 A to System Q/QnA series conversion special registers A-104 special relays A-58 ACOS, ACOSP 7-356 Adding clock data 7-434 Address configuration of the data storage area 12-3 Addressing of arrays 3-20 registers 3-19 AnAS/AnUS CPUs 1-2 AnA/AnU CPUs 1-2 ANB 5-11 AND 5-4 ANDF 5-8 ANDP 5-8 ANDP 5-8 ANI 5-4 ANI CPUs 1-2 AnN CPUs 1-2 AnN CPUs 1-2 AnN CPUs 1-2 Any (data type) 3-9 Application instructions, Part 1 6-1 Applying user-created microcomputer programs 12-2 Arcus cosine calculation from BCD data 7-396 of floating point values 7-357 Arcus sine calculation from BCD data 7-393 from floating point values 7-354 Arcus tangent calculation from BCD data 7-393 from floating point values 7-354 Arcus tangent calculation from BCD data 7-393 from floating point values 7-354 Arcus tangent calculation from BCD data 7-399	BACOS, BACOSP
from floating point values	exchange
Arithmetic Operation instructions (overview) 2-15 Array address/ initial address conversion 3-21 Arrays (adressing)	increment and decrement operations 6-76 multiplication and division 6-37 BIN 16-bit and 32-bit dead band control
ATAN, ATANP	comparisons

Index Appendix

Bit devices	Character string data
of double word data	comparison 6-16
of word data	transfer 6-125
usage in instructions 3-11	Character string processing instructions 7-245
Bit processing instructions 7-65	Character string processing instructions
Bit processing instructions (overview) 2-37	(overview) 2-47
BKAND, BKANDP 7-11	Check data bits 7-85
BKBCD, BKBCDP 6-111	CHG
BKBIN, BKBINP 6-114	CHG instruction
BKCMP, BKCMP_P 6-20	and counting of counters 7-152
BKOR, BKORP 7-20	and processing of OUT instructions 7-153
BKRST, BKRSTP	and timing of timers 7-153
BKXNR, BKXNRP 7-39	in conjunction with a PLS instruction 7-150
BKXOR, BKXORP	in conjunction with a pulsed instruction . 7-151
BK+, BK+P, BK-, BK-P 6-68	CHK (A series only) 7-226
Block transfer (for System Q) 9-42	CHKCIR, CHKEND
Blown fuse detection (special registers) A-102	CHKST, CHK (Q series and System Q only) 7-218
BMOV, BMOVP 6-132	CJ, SCJ, JMP 6-148
BREAK, BREAKP 7-129	Clock data
BSET, BSETP, BRST, BRSTP	adding of
BSFR, BSFRP, BSFL, BSFLP 7-59	format changing 7-444
BSIN, BSINP	reading of
BSQR, BSQRP, BDSQR, BDSQRP 7-379	subtraction of 7-439
BTAN, BTANP	writing of
Buffer memory access instructions 7-185	Clock instructions
Buffer memory access instructions (overview). 2-44	Clock instructions (overview) 2-56
BUFRCV	CLOSE
BUFRCVS (ETHERNET interface module) 11-39	CML, CMLP, DCML, DCMLP 6-127
BUFRCVS (Serial communication modules) 11-3	COM
BUFSND	Comparision
Building an input matrix 6-204	Counters
BXCH, BXCHP 6-141	Display instructions A-39
Bx, BxP, B/, B/P 6-53	of CPÚ modules A-32
Byte exchange 6-145	QnA CPU and System Q CPU A-41
B+, B+P, B-, B-P 6-43	Timer
, , ,	Comparision operation instructions (overview) 2-10
	Comparison operation instructions 6-2
С	COMRD, COMRDP 7-277
	Configuration of data memory area 12-4
Calculating	Connection instructions 5-11
totals of 16-bit BIN data blocks 7-122	Connection instructions (overview) 2-7
totals of 32-bit BIN data blocks 7-124	Connection (ETHERNET)
Calculation of program steps	close
examples	open of
Calling	Constants (use in an instruction) 3-1
a subroutine program 7-133	Conversion
a subroutine program in a program file 7-142	from BCD block data into BIN block data 6-115
CALL, CALLP 7-132	from BCD data into BIN data 6-87
Categories of instructions 2-1	from BIN block data into BCD block data 6-112
CGMODE	from BIN data into BCD data 6-84
Changing the clock data format 7-444	from BIN data into floating point data 6-91
Character string	from BIN data into Gray code data 6-101
linking operations 6-73	from BIN 16-bit data into BIN 32-bit data . 6-97
searching	from BIN 32-bit data into BIN 16-bit data . 6-99
storing and moving 7-327	from degrees into radian as floating
STRING instruction	point value 7-363
	from floating point data into BIN data 6-94
	from Gray code data into BIN data 6-104
	•

Appendix Index

Conversion	Data rotation
from radian in floating point format	to the left (16-bit) 7-47
into degrees 7-366	to the left (32-bit) 7-53
Conversion of	to the right (16-bit) 7-44
BIN 16-bit data into ASCII code 7-314	to the right (32-bit) 7-50
BIN 16-/32-bit binary data into	Data rotation instructions 7-42
character strings 7-285	Data rotation instructions (overview) 2-35
character string data into ASCII code 7-317	Data shift instructions 7-55
character string data into decimal	Data table instructions (overview) 2-43
floating point data 7-308	Data table operation instructions 7-167
character strings into BIN 16-/32-bit	Data transfer for Q4ARCPU 10-6
binary data 7-293	Data transfer instructions 6-117
decimal ASCII data into BIN 16-/32-bit	Data transfer instructions (overview) 2-25
binary data 7-264	Data types 3-9
decimal ASCII data into 4-/8-digit BCD	DATERD, DATERDP 7-425
data 7-273	DATEWR, DATEWRP 7-429
floating point data into character	DATE+, DATE+P 7-433
string data 7-299	DATE-, DATE-P 7-438
floating point data into the decimal format 7-340	DBL, DBLP 6-96
floating point number into the BCD format 7-337	DBx, DBxP, DB/, DB/P
hexadecimal ASCII data into BIN 16-/32-bit	DB+, DB+P, DB-, DB-P 6-48
binary data 7-269	Debugging
hexadecimal ASCII values into	Instructions 7-217
binary values 7-319	Instructions for System Q 9-7
16-/32-bit binary data into decimal	Special registers A-100
values in ASCII code 7-249	Special relays
16-/32-bit binary data into hexadecimal	Debugging instructions (overview) 2-46
values in ASCII code 7-254	Decoding from 8 to 256 bits 7-88
4-/ 8-digit BCD data into ASCII code 7-259	DECO, DECOP
Cosine calculation	Dedicated data link instructions
from BCD data 7-387	for the QnA series 8-11
from floating point values 7-348	General
COS, COSP 7-347	Dedicated data link instructions (overview) 2-60
Counter function blocks A-39	Dedicated instructions
Counter functions	DEG, DEGP
CPU shared memory	Delete a program from memory 9-37
reading from9-50	Deleting and inserting data blocks in a
writing to	data table 7-181
CPU table in instruction discription 4-2	Destination of data (d) 3-2
CPU types	Detecting the length of character strings 7-282
	Devices
	MELSEC A 4-3
D	MELSEC Q 4-4
	Diagnostic information
DABCD, DABCDP, DDABCD, DDABCDP 7-272	special registers A-74
DABIN, DABINP, DDABIN, DDABINP 7-263	DINC, DINCP, DDEC, DDECP 6-78
Data control instructions 7-401	DINT (data type)
Data control instructions (overview) 2-54	Direct read of one byte from a file register 7-474
Data conversion instructions 6-81	Direct write of one byte to a file register 7-478
Data conversion instructions (overview) 2-22	Display instructions 7-194
Data Link Instructions 8-1	Display instructions (overview) 2-45
Data processing instructions 7-76	Disuniting and uniting data in byte units 7-107
Data processing instructions (overview) 2-38	Disuniting or uniting of data in random
Data read/write ranges 8-3	bit groupings 7-102
Data refresh instructions 8-6	Disuniting 16-bit data 7-96
Data refresh instructions (overview) 2-28	DIS, DISP

Index

DI, EI, IMASK 6-156	F
DROL, DROLP, DRCL, DRCLP 7-52 DROR, DRORP, DRCR, DRCRP 7-49 DSFR, DSFRP, DSFL, DSFLP 7-62 DUTY 7-470 DWORD 3-19 DWSUM, DWSUMP 7-123 Dx, DxP, D/, D/P 6-40 D+, D+P, D-, D-P 6-32 D=, D, D>, D= 6-8	Failure check for bidirectional operations A series only
E	Finding an instruction
ECALL, ECALLP. 7-141 EFCALL, EFCALLP. 7-144 EI, DI. 6-175 EMOD, EMODP. 7-336 EMOV, EMOVP. 6-121 EN input. 3-35 Encoding from 256 to 8 bits. 7-90 ENCO, ENCOP. 7-89 End of subroutine program. 7-136 ENEG, ENEGP. 6-109 ENO output. 3-35 EREXP, EREXPP. 7-339 EROMWR, EROMWRP. 7-491 ERRCLR. 11-61 Error code (ETHERNET module) clearing of reading of 11-63 reading of 11-69	addition and subtraction operations 6-61 comparisons 6-12 multiplication and division operations 6-66 transfer 6-122 Floating point values as exponent of the base e 7-372 FLT, FLTP, DFLT, DFLTP 6-90 FMOV, FMOVP 6-135 FOR, NEXT 7-126 FPOP, FPOPP 7-176 FREAD 9-20 FROM, DFRO 7-186 FROM/FROMP 9-50 Functions 4-6 FWRITE 9-9
Error codes	G
A series (except AnA ans AnAS)	GBIN, GBINP, DGBIN, DGBINP 6-103 Generating check circuits for the CHK instruction 7-235 GETE, GETEP
reading of an error code	н
Re-inizialisation 11-74 EVAL, EVALP 7-307 Exclusive NOR operations 7-40 Exclusive OR operations 7-30 Execution conditions 2-5 for a link refresh 6-176 for comparison operation instructions 6-3 Execution conditions of the instructions 3-34 EXP, EXPP 7-371 Extraction of character string data 7-323 Ex, ExP, E/, E/P 6-65 E+, E+P, E-, E-P 6-60 E=, E, E>, E= 6-11	HABIN, HABINP, DHABIN, DHABINP 7-268 Header of the MELSEC-AWL

Appendix Index

I	LDI
Identical BIN block data transfer 6-136	LDP
	LED
IEC Commands for comparision 6-3	LEDA, LEDB
INC, INCP, DEC, DECP 6-75	LEDC
Index qualification	LEDR
AnA, AnAS, and AnU CPUs 3-28	LEN, LENP
General	Limitation of output values 7-403
System Q and QnA CPU 3-26	LIMIT, LIMITP, DLIMIT, DLIMITP 7-402
Index qualification of entire program parts 7-160	Link refresh 6-173
Indexed device numbers	Link Refresh Instructions 6-165
storing in an index qualification table 7-165	Logarithm (In) calculation from floating point values
Indirect adress	7-375
storing	Logical
Initial registers	AND
Input instructions	exclusive NOR
Input instructions (overview) 2-6	OR
Instruction name	product with 16-bit data blocks 7-12
Instruction related registers	sum with 16-bit data blocks 7-21
Instruction (structure)	Logical operation instruction (overview) 2-31
Instructions for a multi-CPU system 9-46	Logical operation instructions
Instructions for Q4ARCPU	LOG, LOGP
Instructions for special function modules 11-1	LRDP
INSTR, INSTRP	LWTP 8-85
Interrupt control instructions 6-157	
Interrupt control instructions (overview) 2-27	M
INT, INTP, DINT, DINTP 6-93	IVI
INV	Moster central instructions (eventions)
IRET 6-163	Master control instructions (overview) 2-9
IXDEV, IXSET 7-164	MAX, MAXP, DMAX, DMAXP
IX, IXEND	MEF
I/O module verification (special registers) A-103	
I/O partial refresh	Pairing setting of stations
A series 6-169 Q series and System Q 6-167	Memory cards
Q series and System Q 0-107	special registers
	Memory map
	MEP
J	Microcomputer Mode (AnN(S)) 12-1
Jump instructions 6-149	Microcomputer program
Jump to the end of a program 6-154	Application
oump to the end of a program	calling
	MIDR, MIDRP, MIDW, MIDWP
K	Miscellaneous instructions (overview) 2-9
··	Module information, reading of 9-2
KEY	MOV, MOVP, DMOV, DMOVP 6-118
Key input of data at peripheral devices 7-454	MPP
Troy input of data at poriprioral devices 7 101	MPS
	MRD
L	MSG
-	MTR
Ladder block parallel connection 5-12	M_REAL_TO_REAL
Ladder block series connection 5-12	M_REAL_TO_REAL_E 3-18
Latch Area	
special registers	
special relays	
LD	
LDF	

Index Appendix

NDIS, NDISP, NUNI, NUNIP	N	Devices for control data (READ) 8-14
NEG, NEGP, DNEG, DNEGP		,
Network data refresh 8-8 Network data refresh instructions (overview) 2-60 Notation of instructions 3-3 Number of program steps For an AnA, AnAS, and AnU CPU 3-38 Number (n) 3-2 Number (n) 3-2 Numerical key input. 7-483 Number (n) 3-2 Numerical key input. 3-2 Numerical		· ,
Network refresh instructions (overview) 2-60		· ,
Notation of instructions 3-3 Number of program steps For an AnA, AnAS, and AnU CPU 3-38 Number (n) 3-2 Numerical key input. 7-483 Devices for control data (ZNFR) 8-61		· · · · · · · · · · · · · · · · · · ·
Number of program steps	,	· · · · · · · · · · · · · · · · · · ·
Devices for control data (ZNTO) 8-67		· · · · · · · · · · · · · · · · · · ·
Number (n) 3-2	. • .	,
Section Sect		· · · · · · · · · · · · · · · · · · ·
Pile register switching instructions 2-55	· ·	
OPEN	Numerical key input 7-483	
Input instructions 2-6 Instructions 2-6 Instructions 2-6 Instruction Tables 2-1 Instructions 5 5 System Q CPUs 9-1 Interrupt control instructions 2-27 Instructions 6 System Q CPUs 9-1 Interrupt Control instructions 2-27 Instructions 2-27 Instructions 2-28 Instructions 2-27 Instructions 2-28 Instructions 2-27 Instructions 2-28 Instructions 2-27 Instructions 2-27 Instructions 2-28 Instructions 2-27 Instructions 2-27 Instructions 2-28 Instructions 2-27 Instructions 2-27 Instructions 2-27 Instructions 2-28 Instructions 2-28 Instructions 2-28 Instructions 2-27 Instructions 2-28 Instructions 2-27 Instructions 2-27 Instructions 2-27 Instructions 2-28 Instructions 2-28 Instructions 2-27 Instructions 2-27 Instructions 2-28 Instructions 2-27 Instructions 2-27 Instructions 2-28 Instructions 2-27 Instructions 2-28 Instructions 2-28 Instructions 2-29 Instructions 2-20 Instructions		<u> </u>
Instruction Tables. 2-1 Instructions for System Q CPUs 9-1 Instruction Fabres 9-1 Instructions for System Q CPUs 9-1 Instruction instructions 2-27 Instructions for System Q CPUs 9-1 Instruction instructions 2-27 Instructions for System Q CPUs 9-1 Instruction instructions 2-27 Instruction instructions 2-27 Instruction for System Q CPUs 9-1 Instruction for System Q CPUs 9-1 Instruction for System Q CPUs 9-1 Instruction instructions 2-27 Instruction instructions 2-29 Instruction for System Q CPUs 9-1 Instruction instructions 2-29 Instruction for System Q CPUs 9-1 Instruction instructions 2-29 Instruction instructions 2-20 Instruction instructions 2-29 I	-	
OPEN 11-47 Instructions for System Q CPUs 9-1 Operation errors in the explanation of the instruction 4-6 when an instruction is executed 3-31 Operation result 4-6 Conversion into pulse 5-20 inversion 5-18 processing 5-15 Operation start 5-5 OR 5-4 ORB 5-11 ORF 5-8 ORP 5-8 ORP 5-8 ORP 5-8 ORP 5-8 Other convenient Instructions, Part 1 6-178 Other convenient Instructions, Part 2 7-465 Other convenient Instructions, Part 2 7-465 Other instructions (overview) 2-58 Other convenient Instructions, Part 2 7-465 Other instructions (overview) 2-8 Other program instructions (overview) 2-8 Output of messages to peripheral devices 7-451 Output for processing instructions 2-720 Overview A-	0	•
Interrupt control instructions 2-27		
in the explanation of the instruction when an instruction is executed 3-31		,
When an instruction is executed 3-31 Cogical operation instructions 2-31	•	·
Operation result conversion into pulse. 5-20 Miscellaneous instructions 2-9 Miscellaneous instructions 2-8 Miscellaneous instructions 2-8 Miscellaneous instructions 2-9 Miscellaneous instructions 2-9 Miscellaneous instructions 2-8 Miscellaneous instructions 2-9 Miscellaneous instructions 2-9 Miscellaneous instructions 2-9 Miscellaneous instructions 2-8 Mister control instructions 2-8 Mothework in the Network refresh instructions 2-58 Output instructions 2-57 Program instructions 2-57 Program paneon instructions 2-25 Program instructions 2-27 Program instructions 2-29 Program instructions 2-29 Program instructions 2-29 Program instructions 2-30 Special function instructions 2-31 Special relays 3-43 Structured program instructions 2-41 System Q/Q series instructions	·	
Conversion into pulse		- · · · · · · · · · · · · · · · · · · ·
inversion 5-18 processing . 5-18 Other instructions . 2-60 Other instructions . 2-58 Output instructions . 2-59 Processing times (definition) . A-1 Program branch instructions . 2-59 Processing times (definition) . A-1 Program instructions . 2-59 Processing times (definition) . A-1 Program branch instructions . 2-59 Processing times (definition) . A-1 Program branch instructions . 2-59 Program instructions . 2-59 Special function instructions . 2-50 Special function instructions . 2-50 Program instructions	•	
Display Comparison Compar		
Operation start 5-5 OR 5-4 ORB 5-4 ORB 5-11 ORF 5-8 ORI 5-4 ORP 5-8 ORP 5-8 Other convenient Instructions, Part 1 6-178 Other convenient instructions, Part 2 7-465 Other instructions (overview) 2-58 Output instructions (overview) 2-8 Output instructions (overview) 2-8 Output to a LED display 2-8 LED 7-206 LEDA, LEDB 7-212 LEDC 7-209 Output to a peripheral device 7-209 PR 7-197 PRC 7-202 Overview Arithmetic operation instructions 2-15 Arithmetic operation instructions 2-47 Character string processing instructions 2-47 Character string processing instructions 2-57 Parallel connection 5-5 Peripheral device instructions (overview) 2-57		
ORB. 5-4 Periheral device instructions. 2-57 ORB. 5-11 Processing times (definition). A-1 ORF. 5-8 Program branch instructions. 2-27 ORP. 5-8 Program branch instructions. 2-57 ORP. 5-8 Program branch instructions. 2-57 Other convenient Instructions, Part 1 6-178 Program termination instructions. 2-9 Other convenient instructions, Part 2 7-465 Routing information 2-61 Other convenient instructions (overview) 2-8 Routing information instructions 2-35 Output of messages to peripheral devices 7-451 Special function instructions 2-51 Special relays A-43 Structured program instructions 2-41 LED. 7-206 Special relays A-43 LED. 7-207 Program peripheral device instructions 2-41 System O/Q series instructions 2-41 System O/Q series instructions PR 7-202 Program termination instructions 2-41 Special relays <t< td=""><td>•</td><td></td></t<>	•	
ORB. 5-11 ORF. 5-8 ORP. 5-8 ORP. 5-8 ORP. 5-8 ORP. 5-8 Other convenient Instructions, Part 1 6-178 Other convenient instructions, Part 2 7-465 Other instructions (overview) 2-58 Output instructions (overview) 2-8 Output of messages to peripheral devices 7-451 Output to a LED display 7-206 LED. 7-206 LEDA, LEDB. 7-212 LEDC. 7-209 Output to a peripheral device 7-209 PR. 7-209 Overview Arithmetic operation instructions 2-15 Arithmetic operation instructions 2-37 Buffer memory access instructions 2-44 Clock instructions 2-56 Comparison operation instructions 2-56 Comparison operation instructions 2-57 Data control instructions 2-54 Data table instructions 2-54 Data table instr		·
ORF. 5-8 Program branch instructions 2-27 ORI 5-4 Program instructions 2-57 ORP. 5-8 Program instructions 2-57 Other convenient Instructions, Part 1 6-178 Rotation instructions 2-35 Other convenient instructions, Part 2 7-465 Rotation instructions 2-35 Other convenient instructions (overview) 2-58 Shift instructions 2-8 2-36 Output instructions (overview) 2-8 Special function instructions 2-8 2-36 Output to a LED display 7-206 Special relays A-43 Structured program instructions 2-41 System Q/Q series instructions 2-41 System Q/Q series instructions 2-41 System Q/Q series instructions A-40 Timer function blocks A-37 Timer function blocks A-37 Timer function blocks A-37 PAIRSET 11-79 PAIRSET 11-79 PAIRSET 11-79 PAIRSET 11-79 Parallel connection 5-5 Peripheral device instructions (overview) 2-57 Peripheral device instructions (overview) 2-57 <td></td> <td></td>		
ORI 5-4 Program instructions 2-57 ORP 5-8 Program termination instructions 2-9 Other convenient Instructions, Part 1 6-178 Rotation instructions 2-35 Other convenient instructions (overview) 2-58 Rotation instructions 2-35 Output instructions (overview) 2-58 Special function instructions 2-8, 2-36 Output of messages to peripheral devices 7-451 Special function instructions 2-51 Output to a LED display 7-206 Special relays A-43 LED 7-206 System Q/Q series instructions 2-41 LED 7-209 System Q/Q series instructions 2-41 Output to a peripheral device 7-209 P Overview Arithmetic operation instructions 2-15 PAIRSET 11-79 PRC 7-202 P Overview Arithmetic operation instructions 2-44 Perilheral device instructions (overview) 2-55 Buffer memory access instructions 2-44 Perilheral device instructions (overview) 2-57		<u> </u>
ORP. 5-8 Program termination instructions. 2-9 Other convenient Instructions, Part 1 6-178 Rotation instructions. 2-35 Other convenient instructions, Part 2 7-465 Routing information 2-61 Other instructions (overview) 2-58 Shift instructions. 2-8, 2-36 Output instructions (overview) 2-8 Shift instructions. 2-8, 2-36 Output of messages to peripheral devices 7-451 Special function instructions. 2-51 LEDA, LEDB. 7-212 System Q/Q series instructions. 2-41 LEDC. 7-209 Timer function blocks. A-37 Output to a peripheral device PR. 7-197 PRC. 7-202 P Overview Arithmetic operation instructions. 2-15 PAIRSET. 11-79 Acharacter string processing instructions. 2-47 Peripheral device instructions (overview). 2-57 Comparison operation instructions. 2-47 PLC parameters. 1-3 Connection instructions. 2-54 PLOADP. 9-33 Data contr		
Other convenient Instructions, Part 1 6-178 Rotation instructions 2-35 Other convenient instructions (overview) 2-58 Routing information 2-61 Output instructions (overview) 2-8 Special function instructions 2-8 Output instructions (overview) 2-8 Special function instructions 2-8 Output to a LED display 5-206 Special relays A-43 LED. 7-206 System Q/Q series instructions 2-41 LED. 7-209 Timer function blocks A-37 Output to a peripheral device PR. 7-197 PRC. 7-202 P Overview Arithmetic operation instructions 2-15 Parallel connection 5-5 Buffer memory access instructions 2-37 Parallel connection 5-5 Buffer memory access instructions 2-44 Peripheral device instructions (overview) 2-57 Character string processing instructions 2-47 Peripheral device instructions 7-449 Clock instructions 2-56 PKEY 7-453 Comparison oper		
Other convenient instructions, Part 2 7-465 Routing information 2-61 Other instructions (overview) 2-58 Shift instructions 2-8, 2-36 Output instructions (overview) 2-8 Special function instructions 2-8, 2-36 Output of messages to peripheral devices 7-451 Special function instructions 2-41 LED 7-206 Special function instructions 2-41 LEDA, LEDB 7-212 System Q/Q series instructions 2-41 LEDC 7-209 Timer function blocks A-37 Output to a peripheral device PR 7-197 PRC 7-202 P Overview Arithmetic operation instructions 2-15 PalRSET 11-79 Arithmetic operation instructions 2-37 Parallel connection 5-5 Buffer memory access instructions 2-44 Peripheral device instructions (overview) 2-57 Character string processing instructions 2-47 Peripheral device instructions (overview) 2-57 Clock instructions 2-56 PKEY 7-453 Compar		
Other instructions (overview)		
Output instructions (overview) 2-8 Output of messages to peripheral devices 7-451 Output to a LED display LED 7-206 LEDA, LEDB 7-212 LEDC 7-209 Output to a peripheral device PR 7-197 PRC 7-209 Overview Arithmetic operation instructions 2-15 Buffer memory access instructions 2-47 Clock instructions 2-58 Comparison operation instructions 2-59 Connection instructions 2-50 Data conversion instructions 2-54 Data refresh instructions 2-38 Data table instructions 2-38 Data table instructions 2-39 Data types A-34 Special function instructions 2-51 Special function instructions 2-41 System Q/Q series instructions 2-41 System Q/Q series instructions A-40 Timer function blocks A-37 Parallel connection blocks A-37 PAIRSET 11-79 PAIRSET 11-79 Parallel connection (overview) 2-57 Peripheral device instructions (overview) 2-57 Peripheral device instructions (overview) 2-57 PERION PLO		
Output of messages to peripheral devices 7-451 Output to a LED display LED	· · · · · · · · · · · · · · · · · · ·	
Output to a LED display LED		•
LED. 7-206 LEDA, LEDB. 7-212 LEDC. 7-209 Output to a peripheral device PR. 7-197 PRC. 7-202 Overview Arithmetic operation instructions 2-15 Buffer memory access instructions 2-47 Clock instructions 2-56 Comparison operation instructions 2-56 Comparison operation instructions 2-10 Connection instructions 2-10 Connection instructions 2-10 Connection instructions 2-10 Data processing instructions 2-22 Data table instructions 2-28 Data tarpses instructions 2-29 Data types A-34 System Q/Q series instructions 4-40 Timer function blocks A-37 Parallel connection blocks A-37 PP Timer function blocks A-37 PP Timer function blocks A-37 PP Timer function blocks A-30 PP Timer function blocks A-30 Timer function blocks A-30 Timer function blocks A-30 PP Timer function blocks A-30 Timer function blocks A-30 PP Timer function blocks A-30 PP Timer function blocks A-30 Timer function blocks A-30 PP Timer function blocks A-30 A-37 PP Timer function blocks A-30 PP Timer function blocks A-30 PP Timer function blocks A-30 Timer function blocks A-30 PP Timer function blocks A-30 Timer function blocks A-30 PP Timer function blocks A-30 A-37 PP Timer function blocks A-30 Timer function blocks A-30 A-37	• • • •	
LEDA, LEDB. 7-212 LEDC 7-209 Output to a peripheral device PR 7-197 PRC 7-202 Overview Arithmetic operation instructions 2-15 Buffer memory access instructions 2-44 Clock instructions 2-57 Character string processing instructions 2-47 Clock instructions 2-56 Comparison operation instructions 2-10 Connection instructions 2-10 Connection instructions 2-10 Data conversion instructions 2-22 Data table instructions 2-24 Data types 4-34 Peripheral device instructions (overview) 2-57 PLOADP 9-33 PLOADP 9-33 PLOW, PLOWP 7-459 Positioning instruction for rotary tables 6-192 PC-CPU-CPU686(MS)-64 1-2 PRC 7-196		
LEDC. 7-209 Timer function blocks A-37 Output to a peripheral device PR. 7-197 7-202 P PRC. 7-202 P Overview Arithmetic operation instructions 2-15 PAIRSET. 11-79 Bit processing instructions 2-37 Parallel connection 5-5 Buffer memory access instructions 2-44 Periheral device instructions (overview) 2-57 Character string processing instructions 2-47 Peripheral device instructions (overview) 2-57 Character string processing instructions 2-47 Peripheral device instructions 7-449 Clock instructions 2-56 PKEY 7-453 Comparison operation instructions 2-10 PLC parameters 1-3 Connection instructions 2-7 PLOADP 9-33 Data control instructions 2-54 PLOW, PLOWP 7-463 Data processing instructions 2-28 POFF, POFFP 7-459 Data table instructions 2-28 Positioning instruction for rotary tables 6-192 Data transfer		•
PR		·
PRC. 7-202 Overview Arithmetic operation instructions 2-15 PAIRSET. 11-79 Bit processing instructions 2-37 Parallel connection. 5-5 Buffer memory access instructions 2-44 Periheral device instructions (overview) 2-57 Character string processing instructions 2-47 Peripheral device instructions 7-449 Clock instructions 2-56 PKEY 7-453 Comparison operation instructions 2-10 PLC parameters 1-3 Connection instructions 2-7 PLOADP 9-33 Data control instructions 2-54 PLOW, PLOWP 7-463 Data conversion instructions 2-22 PLSY 6-199 Data processing instructions 2-38 POFF, POFFP 7-459 Data refresh instructions 2-43 PC-CPU-CPU686(MS)-128 1-2 Data transfer instructions 2-25 PPC-CPU686(MS)-64 1-2 Data types A-34 PR 7-196	Output to a peripheral device	
Arithmetic operation instructions 2-15 Bit processing instructions 2-37 Buffer memory access instructions 2-44 Character string processing instructions 2-47 Clock instructions 2-56 Comparison operation instructions 2-10 Connection instructions 2-10 Connection instructions 2-10 Connection instructions 2-10 Data conversion instructions 2-27 Data table instructions 2-38 Data transfer instructions 2-38 Data types 4-34 Data conversion instructions 2-28 Data types 4-34 Data conversion instructions 2-28 Data types 4-34 DRIFSET 11-7 PAIRSET 11-7 Parallel connection 11-79 Peripheral device instructions (overview) 2-57 Peripheral device instructions 7-449 Peripheral device instructions 7-449 Peripheral device instructions 2-44 Peripheral device instructions 7-449 Peripheral device instructions 2-44 Peripheral device instructions 2-44 Peripheral device instructions 2-45 PECPU-CPU-CPU686(MS)-1-2 Positioning instructions for rotary tables 6-192 PC-CPU-CPU686(MS)-128 1-2 PC-CPU-CPU686(MS)-64 1-2 Data types 4-34 PR 7-196	PR 7-197	
Arithmetic operation instructions 2-15 Bit processing instructions 2-37 Buffer memory access instructions 2-44 Clock instructions 2-56 Comparison operation instructions 2-10 Connection instructions 2-10 Connection instructions 2-57 Chara control instructions 2-57 Character string processing instructions 2-10 Comparison operation instructions 2-10 Connection instructions 2-10 Connection instructions 2-10 Data conversion instructions 2-54 Data processing instructions 2-54 Data refresh instructions 2-38 Data refresh instructions 2-38 Data table instructions 2-43 Data transfer instructions 2-25 Data types A-34 PR 7-196	PRC	P
Bit processing instructions 2-37 Parallel connection 5-5 Buffer memory access instructions 2-44 Periheral device instructions (overview) 2-57 Character string processing instructions 2-47 Peripheral device instructions 7-449 Clock instructions 2-56 PKEY 7-453 Comparison operation instructions 2-10 PLC parameters 1-3 Connection instructions 2-7 PLOADP 9-33 Data control instructions 2-54 PLOW, PLOWP 7-463 Data conversion instructions 2-22 PLSY 6-199 Data processing instructions 2-38 POFF, POFFP 7-459 Data refresh instructions 2-28 Positioning instruction for rotary tables 6-192 Data table instructions 2-43 PPC-CPU-CPU686(MS)-128 1-2 Data types A-34 PR 7-196	Overview	
Buffer memory access instructions	·	
Character string processing instructions2-47Peripheral device instructions7-449Clock instructions2-56PKEY7-453Comparison operation instructions2-10PLC parameters1-3Connection instructions2-7PLOADP9-33Data control instructions2-54PLOW, PLOWP7-463Data conversion instructions2-22PLSY6-199Data processing instructions2-38POFF, POFFP7-459Data refresh instructions2-28Positioning instruction for rotary tables6-192Data table instructions2-43PPC-CPU-CPU686(MS)-1281-2Data transfer instructions2-25PPC-CPU686(MS)-641-2Data typesA-34PR7-196		
Clock instructions 2-56 PKEY 7-453 Comparison operation instructions 2-10 PLC parameters 1-3 Connection instructions 2-7 PLOADP 9-33 Data control instructions 2-54 PLOW, PLOWP 7-463 Data conversion instructions 2-22 PLSY 6-199 Data processing instructions 2-38 POFF, POFFP 7-459 Data refresh instructions 2-28 Positioning instruction for rotary tables 6-192 Data table instructions 2-43 PPC-CPU-CPU686(MS)-128 1-2 Data transfer instructions 2-25 PPC-CPU686(MS)-64 1-2 Data types A-34 PR 7-196		
Comparison operation instructions2-10PLC parameters1-3Connection instructions2-7PLOADP9-33Data control instructions2-54PLOW, PLOWP7-463Data conversion instructions2-22PLSY6-199Data processing instructions2-38POFF, POFFP7-459Data refresh instructions2-28Positioning instruction for rotary tables6-192Data table instructions2-43PPC-CPU-CPU686(MS)-1281-2Data transfer instructions2-25PPC-CPU686(MS)-641-2Data typesA-34PR7-196		·
Connection instructions2-7PLOADP9-33Data control instructions2-54PLOW, PLOWP7-463Data conversion instructions2-22PLSY6-199Data processing instructions2-38POFF, POFFP7-459Data refresh instructions2-28Positioning instruction for rotary tables6-192Data table instructions2-43PPC-CPU-CPU686(MS)-1281-2Data transfer instructions2-25PPC-CPU686(MS)-641-2Data typesA-34PR7-196		
Data control instructions2-54PLOW, PLOWP7-463Data conversion instructions2-22PLSY6-199Data processing instructions2-38POFF, POFFP7-459Data refresh instructions2-28Positioning instruction for rotary tables6-192Data table instructions2-43PPC-CPU-CPU686(MS)-1281-2Data transfer instructions2-25PPC-CPU686(MS)-641-2Data typesA-34PR7-196		
Data conversion instructions2-22PLSY.6-199Data processing instructions2-38POFF, POFFP7-459Data refresh instructions2-28Positioning instruction for rotary tables6-192Data table instructions2-43PPC-CPU-CPU686(MS)-1281-2Data transfer instructions2-25PPC-CPU686(MS)-641-2Data typesA-34PR7-196		
Data processing instructions2-38POFF, POFFP7-459Data refresh instructions2-28Positioning instruction for rotary tables6-192Data table instructions2-43PPC-CPU-CPU686(MS)-1281-2Data transfer instructions2-25PPC-CPU686(MS)-641-2Data typesA-34PR7-196		
Data refresh instructions2-28Positioning instruction for rotary tables6-192Data table instructions2-43PPC-CPU-CPU686(MS)-1281-2Data transfer instructions2-25PPC-CPU686(MS)-641-2Data typesA-34PR7-196		
Data table instructions 2-43 PPC-CPU-CPU686(MS)-128 1-2 Data transfer instructions 2-25 PPC-CPU686(MS)-64 1-2 Data types A-34 PR 7-196		
Data transfer instructions 2-25 PPC-CPU686(MS)-64. 1-2 Data types A-34 PR 7-196		•
Data types		
		, ,
Debugging instructions		
Dedicated data link instructions 2-60	DANDONO INSTRUCTIONS	PBC 7-201

Index

Presetting the number of execution	R
scans of a device 7-471 Processing	RAD, RADP 7-362
of bit data	RAMP 6-195
of double word data (32 bits) 3-14	Ramp signal 6-196
of word data (16 bits) 3-12	Randomizing values and series update 7-378
Program	RBMOV, RBMOVP 9-41
Delete and load 9-39	READ 8-12
Delete from program memory 9-37	Reading
loading from a memory card 9-34	routing information 8-103
Program Branch Instructions 6-147	Reading and writing routing information 8-101
Program branch instructions (overview) 2-27	Reading clock data 7-426
Program control instructions 7-456	Reading data
Program Execution Control Instructions 6-155	entered first from a data table 7-173
Program instructions	entered last from a data table 7-177
overview 2-57	from a local station 8-82
Program jumps 6-149	from a remote station 8-91
Program organisation unit (POU) 3-19	from a special function module 7-187
Program termination instructions (overview) 2-9	from other stations 8-74
Programm instructions	from special function modules in remote
for System Q	I/O stations 8-62
Programmable (teaching) Timer 6-186	Reading device comment data 7-278
Programming	Reading of
of dedicated instructions	user registered frames
of variables	Reading of data
PRR, PRRP	from a communication modul 11-4
PSCAN, PSCANP	from a PROFIBUS interface module 11-28
PSTOP, PSTOPP	from another PLC (CC-Link)
PSWAPP9-38	from another station on CC-Link 11-111
PTRA, PTRAR, PTRAEXE, PTRAEXEP 7-243 Pulse	from automatic updating buffer (A series) 11-168
parallel connection 5-9	from automatic updating buffer (Q series) 11-172 from fixed buffer
series connection 5-9	from intelligent device station (CC-Link) 11-138
Pulse density measurement 6-198	from intell. device station (CC-Link) 11-144
Pulse output with adjustable number	in an interrupt program
of pulses 6-200	Reading word device data from
Pulse width modulation 6-202	another station (READ) 8-15
PUNLOADP	Reading word device data from
PUTE, PUTEP	another station (SREAD) 8-20
PWM	REAL (data type)
	REAL_TO_M_REAL 3-18
	REAL_TO_M_REAL_E 3-18
Q	Receiving sent data from other stations 8-47
	RECV
QCDSET, QCDSETP 7-421	REQ
QDRSET, QDRSETP 7-418	Request data
QnA CPUs	during RUN/STOP operation at a
Q00CPU 1-2	remote station 8-55
Q00JCPU1-2	from other stations 8-56
Q01CPU 1-2	Request/response data during write/read
Q02CPU 1-2	operation of clock data 8-53
Q02HCPU	Resetting
Q06HCPU	annunciators and error displays 7-214
Q12HCPU	the watchdog timer 7-467
Q4ARCPU	Resetting outputs
Data transfer 10-6	in subroutine programs 7-138
Q4ARCPU, Mode setting 10-2	in subroutine programs in program files. 7-145

Index Appendix

RET 7-135	Setting and resetting
Return from an interrupt program 6-164	sampling trace 7-242
RFRP 8-89	single bits 7-67
RFS, RFSP 6-166	status latch 7-240
RIFR (A series)	the carry flag 7-469
RIFR (QnA series, System Q) 11-172	Setting, resetting, and executing
RIGHT, RIGHTP, LEFT, LEFTP 7-322	program trace 7-244
RIRCV (A series)	SFR, SFRP, SFL, SFLP
RIRCV (QnA series, System Q) 11-142	Shift instructions (overview) 2-8, 2-36
RIRD (A series)	Shifting
RIRD (QnA series, System Q) 11-114	a 16-bit data word by n bits 7-57
RISEND (A series)	n bit devices by 1 bit
RISEND (QnA series, System Q) 11-154	n word devices by 1 address
RITO (A series)	Sign reversal
RITO (QnA series, System Q)	for BIN data (complement of 2) 6-107
RIWT (A series)	for floating point data 6-110
RIWT (QnA series, System Q)	Sine calculation
RLPA (A-Serie)	from BCD data 7-384
RLPASET, RLPASET_P	from floating point values 7-345
RND, RNDP, SRND, SRNDP 7-377	SIN, SINP
ROL, ROLP, RCL, RCLP	SLT, SLTR
ROR, RORP, RCR, RCRP 7-43	Software
Rotation instructions (overview) 2-35	Sorting 16-/32-bit data
ROTC 6-191	SORT, SORTP, DSORT, DSORTP 7-117
Routing information (overview) 2-61	Source of data (s)
RRPA (A series)	SPD
RTOP8-95	Special function instructions (overview) 2-51
RTREAD 8-102	Special function timer 6-188
RTWRITE 8-104	Special functions
	SPREF
	SQR, SQRP 7-368
S	Square root calculation
	from 4-digit or 8-digit BCD data 7-380
Scan information	of floating point values
special registers	SREAD
special relays	STC, CLC
Search data	STMODE 10-2
Search for character strings 7-333	STMR, STMRH 6-187
Searching	Storage area
maximum values in 16-/32-bit data 7-112	Microcomputer program 12-1
minimum values in 16-/32-bit data 7-115	Storage capacities and memory areas 12-1
SECOND, SECONDP, HOUR, HOURP 7-443	Storing and moving parts of character strings 7-327
SEG 6-168	STRA, STRAR 7-241
SEG, SEGP	Structured program instructions 7-125
SEND 8-37	Structured program instructions (overview) 2-41
Sending data to other stations 8-40	STR, STRP, DSTR, DSTRP 7-284
Sequence instructions 5-1	Subtracting clock data 7-439
SER, SERP, DSER, DSERP	SUB, SUBP
Setting	SUM, SUMP, DSUM, DSUMP 7-84
comment files	SWAP, SWAPP 6-144
file register blocks 7-416	Switching between MAIN and SUB program 7-148
ille register blocks	
file register files	SWRITE 8-30
	SWRITE 8-30 System clocks/counters
file register files	System clocks/counters
file register files 7-419	System clocks/counters special registers
file register files	System clocks/counters special registers
file register files	System clocks/counters special registers
file register files	System clocks/counters special registers

Appendix Index

System Q	V
Multi processor type CPUs	VAL, VALP, DVAL, DVALP
S.TO, SP.TO	Variables (use in an instruction) 3-1 Verification
Т	of device data
Table of	
Available devices	W
(Q series and System Q) A-43 Error codes	WAND, WANDP, DAND, DANDP
A series (except AnA and AnAS) 13-39 AnA and AnAS CPUs 13-43	Word devices specification of bits
QnA series and System Q 13-12 System Q (Q00J, Q00, Q01 CPU) 13-2	usage in an instruction3-13WORD, WORDP6-98
Link registers (A series only) A-120 Link relays (A series only)	WOR, WORP, DOR, DORP
Processing times	Writing routing information 8-105
Special registers (Q series and System Q) A-73 Special relays and diagnostic	Writing clock data
relays (conversion) A-58	to a data table 7-169
Special relays (M) (A series only) A-64 Tangent calculation	to a local station
from BCD data 7-390	to other stations 8-78
from floating point values 7-351 TAN, TANP	to special function modules in remote I/O stations 8-68
Terminating a FOR/NEXT loop 7-130	Writing od data
Test of single bits in 16- / 32-bit data words 7-70 TEST, TESTP, DTEST, DTESTP 7-69	to intelligent device station (CC-Link) 11-156 Writing of data
Timer functions	to a PROFIBUS interface module 11-31 to another Station (CC-Link) 11-125
TRACE, TRACER 9-7	to automatic updating buffer (A series) 11-160
Transfer instructions for System Q 9-41	to automatic updating buffer (Q series) 11-164
TRUCK	to fixed buffer (ETHERNET)
	to station on CC-Link
U	Writing to and reading from files (System Q) 9-9 Writing to the buffer memory of a
UDCNT1 6-179	special function module 7-191 Writing word device data to another station
UDCNT2 6-182	(SWRITE) 8-34
UINI	Writing word device data to another station (WRITE) 8-27
Uniting 16-bit data	WSUM, WSUMP
UNI, UNIP	WTOB, WTOBP, BTOW, BTOWP 7-106
Unloading and loading of a program 9-39 Upper and lower byte exchanges 6-145	WXNR, WXNRP, DXNR, DXNRP 7-32 WXOR, WXORP, DXOR, DXORP 7-23
User frames	
deletion	x
registration	
transmission	XCH, XCHP, DXCH, DXCHP 6-138 x, xP, /, /P 6-36

Index Appendix

ZCOM	3-7
ZNFR8-	
ZNRD	73
ZNTO 8-	66
ZNWR	77
ZONE, ZONEP, DZONE, DZONEP 7-4	10
ZPUSH, ZPUSHP, ZPOP, ZPOPP 7-4	88
ZRRDB, ZRRDBP 7-4	73
ZRWRB, ZRWRBP 7-4	77

Symbols

\$ =, \$, \$ >, \$ = 6-15
\$MOV, \$MOVP 6-124
\$+, \$+P 6-72
+, +P, -, -P 6-28
=, , >, =

Numbers

1-phase count-up/-down counter	6-180
2-phase count-up/-down counter	6-183
7-segment data	. 7-93
7-Segment decoding	. 7-92



HEADQUARTERS

MITSUBISHI ELECTRIC **EUROPE** EUROPE B.V. German Branch Gothaer Straße 8 **D-40880 Ratingen** Phone: +49 (0) 2102 / 486-0 Fax: +49 (0) 2102 / 486-1120 e mail: megfamail@meg.mee.com

MITSUBISHI ELECTRIC FRANCE FUROPE B.V. French Branch 25, Boulevard des Bouvets F-92741 Nanterre Cedex Phone: +33 1 55 68 55 68 Fax: +33 1 55 68 56 85 e mail: factory.automation@fra.mee.com

MITSUBISHI ELECTRIC EUROPE B.V. IRELAND Irish Branch Westgate Business Park, Ballymount IRL-Dublin 24 Phone: +353 (0) 1 / 419 88 00 Fax: +353 (0) 1 / 419 88 90 e mail: sales.info@meir.mee.com

MITSUBISHI ELECTRIC ITALY **EUROPE B.V.** Italian Branch Via Paracelso 12 I-20041 Agrate Brianza (MI) Phone: +39 039 6053 1 Fax: +39 039 6053 312 e mail: factory.automation@it.mee.com

MITSUBISHI ELECTRIC SPAIN EUROPE B.V. Spanish Branch Carretera de Rubí 76-80 **E-08190 Sant Cugat del Vallés** Phone: +34 9 3 / 565 3131 Fax: +34 9 3 / 589 2948 e mail: industrial@sp.mee.com

MITSUBISHI ELECTRIC EUROPE B.V. UK Branch Travellers Lane **GB-Hatfield Herts. AL10 8 XB** Phone: +44 (0) 1707 / 27 61 00 Fax: +44 (0) 1707 / 27 86 95 e mail: automation@meuk.mee.com

MITSUBISHI ELECTRIC JAPAN CORPORATION
Office Tower "Z" 14 F
8-12,1 chome, Harumi Chuo-Ku **Tokyo 104-6212** Phone: +81 3 6221 6060 Fax: +81 3 6221 6075 MITSUBISHI ELECTRIC USA

AUTOMATION 500 Corporate Woods Parkway Vernon Hills, IL 60061 Phone: +1 847 / 478 21 00 Fax: +1 847 / 478 22 83

MIDDLE EAST REPRESENTATIVE

TEXEL Electronics Ltd. Box 6272 IL-42160 Netanya Phone: +972 (0) 9 / 863 08 91 Fax: +972 (0) 9 / 885 24 30 e mail: texel_me@netvision.net.il

EUROPEAN REPRESENTATIVES

AUSTRIA Wiener Straße 89 AT-2500 Baden Phone: +43 (0) 2252 / 85 55 20 Fax: +43 (0) 2252 / 488 60 e mail: office@geva.at

TEHNIKON **BFI ARUS** Oktjabrskaya 16/5, Ap 704 BY-220030 Minsk Phone: +375 (0)17 / 22 75 704 Fax: +375 (0)17 / 22 76 669 e mail: tehnikon@belsonet.net

BFI GIUM Getronics b.v. Control Systems Pontbeeklaan 43 B-1731 Asse-Zellik

Phone: +32 (0) 2 / 467 17 51 Fax: +32 (0) 2 / 467 17 45 e mail: infoautomation@getronics.com

TELECON CO. BULGARIA 4, A. Ljapchev Blvd. **BG-1756 Sofia** Phone: +359 (0) 2 / 97 44 05 8 Fax: +359 (0) 2 / 97 44 06 1 e mail: -

INEA CR d.o.o. Losinjska 4 a CROATIA HR-10000 Zagreb Phone: +385 (0) 1 / 36 940-01 Fax: +385 (0) 1 / 36 940-03 e mail: inea@inea.hr

AutoCont C7FCH REPURI IC Control Systems s.r.o. Nemocnicni 12 CZ-702 00 Ostrava 2 Phone: +420 59 / 6152 111 Fax: +420 59 / 6152 562 e mail: consys@autocont.cz

louis poulsen DENMARK industri & automation Geminivej 32 DK-2670 Greve Phone: +45 (0) 70 / 10 15 35 Fax: +45 (0) 43 / 95 95 91 e mail: lpia@lpmail.com

UTU Elektrotehnika AS **ESTONIA** Pärnu mnt.160i **EE-11317 Tallinn** Phone: +372 (0) 6 / 51 72 80 Fax: +372 (0) 6 / 51 72 88 e mail: utu@utu.ee

Beijer Electronics OY FINLAND Ansatie 6a FIN-01740 Vantaa Phone: +358 (0) 9 / 886 77 500 Fax: +358 (0) 9 / 886 77 555 e mail: info@beijer.fi

UTECO A.B.E.E. GREECE 5, Mavrogenous Str. **GR-18542 Piraeus** Phone: +302 (0) 10 / 42 10 050 Fax: +302 (0) 10 / 42 12 033 e mail: sales@uteco.gr

Meltrade Automatika Kft. HUNGARY 55, Harmat St. HU-1105 Budapest Phone: +36 (0)1 / 2605 602 Fax: +36 (0)1 / 2605 602

e mail: office@meltrade.hu

SIA POWEL LATVIA Lienes iela 28 **LV-1009 Riga** Phone: +371 784 / 22 80 Fax: +371 784 / 22 81 e mail: utu@utu.lv

EUROPEAN REPRESENTATIVES

UAB UTU POWEL LITHUANIA Savanoriu pr. 187 LT-2053 Vilnius Phone: +370 (0) 52323-101 Fax: +370 (0) 52322-980 e mail: powel@utu.lt

INTEHSIS SRI MOI DOVA Cuza-Voda 36/1-81 MD-2061 Chisinau Phone: +373 (0)2 / 562 263 Fax: +373 (0)2 / 562 263 e mail: intehsis@mdl.net

NETHERI ANDS

Control Systems Donauweg 2 B NL-1043 AJ Amsterdam Phone: +31 (0) 20 / 587 67 00 Fax: +31 (0) 20 / 587 68 39 e mail: info.gia@getronics.com

Getronics b.v.

Beijer Electronics AS NORWAY Tealverksveien 1 N-3002 Drammen Phone: +47 (0) 32 / 24 30 00 Fax: +47 (0) 32 / 84 85 77 e mail: info@beijer.no

MPL Technology Sp. z o.o. **POLAND** ul. Sliczna 36 PL-31-444 Kraków Phone: +48 (0) 12 / 632 28 85 Fax: +48 (0) 12 / 632 47 82 e mail: krakow@mpl.pl

Sirius Trading & Services srl Str. Biharia No. 67-77 **RO-013981 Bucuresti 1** Phone: +40 (0) 21 / 201 1146 Fax: +40 (0) 21 / 201 1148 ROMANIA e mail: sirius@siriustrading.ro

INEA d.o.o. SLOVENIA NEA 0.0.0. Stegne 11 SI-1000 Ljubljana Phone: +386 (0) 1-513 8100 Fax: +386 (0) 1-513 8170 e mail: inea@inea.si

Beijer Electronics AB SWEDEN Box 426 **S-20124 Malmö** Phone: +46 (0) 40 / 35 86 00 Fax: +46 (0) 40 / 35 86 02

e mail: info@beijer.se **ECONOTEC AG SWITZERLAND**

Postfach 282 CH-8309 Nürensdorf Phone: +41 (0) 1 / 838 48 11 Fax: +41 (0) 1 / 838 48 12 e mail: info@econotec.ch

TURKFY

UKRAINE

Darülaceze Cad. No. 43 Kat. 2 TR-80270 Okmeydani-Istanbul Phone: +90 (0) 212 / 320 1640 Fax: +90 (0) 212 / 320 1649 e mail: gts@turk.net

CSC Automation Ltd. UKRAI 15, M. Raskova St., Fl. 10, Office 1010 **UA-02002 Kiev** Phone: +380 (0) 44 / 238-83-16 Fax: +380 (0) 44 / 238-83-17 e mail: csc-a@csc-a kiev ua

EURASIAN REPRESENTATIVES

RUSSIA Avtomatika Sever Ltd Lva Tolstogo St. 7, Off. 311 RU-197376 St Petersburg Phone: +7 812 / 11 83 238 Fax: +7 812 / 11 83 239 e mail: as@avtsev.spb.ru

RUSSIA

RUSSIA

RUSSIA

RUSSIA

RUSSIA

RUSSIA

CONSYS Promyshlennaya St. 42 RU-198099 St Petersburg Phone: +7 812 / 325 36 53 Fax: +7 812 / 147 20 55 e mail: consys@consys.spb.ru

Electrotechnical Systems Siberia Partizanskaya St. 27, Office 306 RU-121355 Moscow RUSSIA Phone: +7 095/416-432 Fax: +7 095/416-4321 e mail: info@eltechsystems.ru

Electrotechnical Systems Siberia Shetinkina St. 33, Office 116 **RU-630088 Novosibirsk** Phone: +7 3832 / 22-03-05 Fax: +7 3832 / 22-03-05 e mail: info@eltechsystems.ru

Elektrostyle ul. Garschina 11 RU-140070 Moscow Phone: +7 095 / 514 9316 Fax: +7 095 / 514 9317 e mail: info@estl.ru

Elektrostyle RUSSIA Krasnij Prospekt 220-1 Office No. 312 RU-630049 Novosibirsk Phone: +7 3832 / 10 66 18 Fax: +7 3832 / 10 66 26 e mail: info@estl.ru

RUSSIA ICOS Industrial Computer Systems Zao Ryazanskij Prospekt 8a, Office 100 **RU-109428 Moscow** Phone: +7 095 / 232 - 0207 Fax: +7 095 / 232 - 0327

NPP Uralelektra ul. Sverdlova 11a RU-620027 Ekaterinburg Phone: +7 34 32 / 53 27 45 Fax: +7 34 32 / 53 27 45 e mail: elektra@etel.ru

e mail: mail@icos.ru

SSMP Rosaidromontazh Ltd. RIISSIA 23, Lesoparkovaya Str. **RU-344041 Rostov On Don** Phone: +7 8632 / 36 00 22 Fax: +7 8632 / 36 00 26 e mail: -

STC Drive Technique ul. Bajkalskaja 239, Office 2 - 23 **RU-664075 Irkutsk** Phone: +7 3952 / 24 38 16 Fax: +7 3952 / 23 02 98 e mail: privod@irk.ru

STC Drive Technique Poslannikov Per. 9, str.1 RU-107005 Moscow Phone: +7 095 / 790-72-10 Fax: +7 095 / 790-72-12 e mail: info@privod.ru

AFRICAN REPRESENTATIVE

SOUTH AFRICA CBI Ltd. Private Bag 2016 ZA-1600 Isando Phone: +27 (0) 11/ 928 2000 Fax: +27 (0) 11/ 392 2354 e mail: cbi@cbi.co.za

